


Advantech

SOM-ETX Series System On Modules

Design Guide

Version 1.2



Notices

The copyright on this user manual remains with Advantech Co., Ltd. No part of this user manual may be transmitted, reproduced, or changed.

Other companies' product names that may be used herein remain the property of their respective owners.

The product specifications, design and this user's manuals content are subject to change without notice.

If you have any questions, please contact your merchant or our service center for clarification. We are not responsible for any losses resulting from using this product no matter what the reason.

Revision History

Version/Revision date	Date	Description
Version 1.0	May 29, 2005	Initial release
Version 1.1	April 28, 2006	Revision No.1
Version 1.2	Sep 17, 2010	Remove SOM-ETX model name and let it become a standard design guide.

Part No: 20060ETX00

Table of Contents

1.1	Terminology.....	8
	Table 1.1 Conventions and Terminology	8
1.2	Referenced Documents.....	9
	Table 1.2 Referenced Documents	9
2.1	Overview.....	10
	Interface I/O Voltage	12
	Table 2.53 DC Specifications for 5V Signaling of PCI Bus	12
	Table 2.54 DC Specifications for 3.3V Signaling of PCI Bus	12
	Table 2.55 DC Specification of USB Signals	12
	Table 2.56 AC'97 CODEC DC Specifications	13
	Table 2.57 AC'97 CODEC Analog I/O DC Specifications	13
	Table 2.58 Hsync and Vsync Signals Specifications	13
	Table 2.59 RGB Voltage	13
	Table 2.60 LCD I/O Voltage	13
	Table 2.61 Ultra DMA modes 1-4 (5V).....	14
	Table 2.62 Ultra DMA modes 5 (3.3V).....	14
	Table 2.63 Ethernet I/O Voltage.....	14
	Table 2.64 TV-Out I/O Voltage.....	14
	Table 2.65 IrDA I/O Voltage	14
	Table 2.66 I2C I/O Voltage.....	15
	Table 2.67 SMBus I/O Voltage.....	15
2.2	AC Specification	16
	2.2.1 PCI-Bus AC Spec.	16
	2.2.2 Universal Serial Bus (USB) AC Spec.	16
	2.2.3 Audio AC Spec.	16
	2.2.4 VGA AC Spec.....	16
	2.2.5 LCD AC Spec.	16
	2.2.6 IDE AC Spec.....	16
	2.2.7 Ethernet AC Spec.....	16
	2.2.8 TV-Out Bus AC Spec.....	16
	2.2.9 I2C AC Spec.....	16
	2.6.10 SMBus AC Spec.....	16
	Table 3.1 Convention and Terminology	18
3.1	Connector X1 (PCI-Bus, USB, Audio)	19
	Table 3.2 Connector X1 Pin Assignments	19
3.2	Connector X2 (ISA-Bus).....	21
	Table 3.3 Connector X2 Pin Assignments	21
3.3	Connector X3 (VGA, LCD/LVDS, COM1/2, LPT/Floppy, IrDA, KB/MS, TV-Out) 23	
	Table 3.4 Connector X3 Pin Assignments	23
3.4	Connector X4 (IDE1, IDE2, Ethernet, Miscellaneous).....	26
	Table 3.5 Connector X4 Pin Assignments	26
4.1	Design Guidelines	28
	4.1.1 ATX Power Delivery Block Diagram	28
	4.1.2 AT Power Delivery Block Diagram.....	29
	4.1.3 Non-used 3.3V Pins on SOM Connector	29
5.1	Nominal Board Stack-Up	30
	5.1.1 Four layer board stack-up.....	31
	5.1.2 Six layer board stack-up	32
	Table 5.2 Recommended 6-layer Board Stack-Up Dimensions...	32
5.2	Alternative Stack-Ups.....	33

6.1	PCI-Bus	34
6.1.1	Signal Description	34
	Table 6.1 PCI Signal Description	34
6.1.2	Design Guidelines.....	35
	Table 6.2 Carrier PCI Slots/Devices Interrupt Routing Table.....	35
	Table 6.3 Clock Skew Parameters	36
	Table 6.4 Maximum Add-in Card Loading via Each Power Rail ..	37
	Table 6.5 Add-in Card Supplied Power Selection	38
6.1.3	Layout Guidelines	38
	Table 6.6 PCI Data Signals Routing Summary	39
	Table 6.7 PCI Clock Signals Routing Summary	40
6.1.4	Application Notes	40
6.2	Universal Serial Bus (USB)	41
6.2.1	Signal Description.....	41
	Table 6.8 USB Signals Description	41
6.2.2	Design Guideline	42
6.2.3	Layout Guideline.....	43
6.3	Audio Codec 97(AC'97).....	45
6.3.1	Signal Description.....	45
	Table 6.9 Audio Signals Description	45
6.3.2	Design Note	46
6.3.3	Layout Guideline.....	47
6.4	ISA-Bus	48
6.4.1	Signal Description.....	48
	Table 6.11 ISA Bus Signals Description	48
6.4.2	Design Guideline	50
6.4.3	Layout Guideline.....	51
6.5	VGA.....	52
6.5.1	Signal Description.....	52
	Table 6.12 VGA Signals Description	52
6.5.2	Design Guideline	52
6.5.3	Layout Guideline.....	53
6.6	LVDS/TTL LCD.....	54
6.6.1	Signal Description.....	54
	Table 6.13 LVDS and TTL Signals Description.....	54
6.6.2	Design Guideline	55
	Table 6.14 LVDS, TTL LCD Pin-out.....	56
6.6.3	Layout Guideline.....	56
6.7	IDE0/IDE1.....	57
6.7.1	Signal Description.....	57
	Table 6.15 IDE Signals Description	57
6.7.2	Design Guideline	59
6.7.3	Layout Guideline.....	61
	Table 6.16 IDE Signal Groups	61
	Table 6.17 IDE Routing Summary	61
6.8	Ethernet.....	62
6.8.1	Signal Description.....	62
	Table 6.18 Ethernet Signals Description	62
6.8.2	Design Guideline	62
6.8.3	Layout Guideline.....	63
6.9	Serial Port(Com1/Com2)	65
6.9.1	Signal Description.....	65
	Table 6.19 Serial Bus Signals Description	65
6.9.2	Design Note	66
6.9.3	Layout Guideline.....	66

6.10	LPT/Floppy	66
6.10.1	Signal Description	67
	Table 6.20 LTP/Floppy Signals Description	67
6.10.2	Design Note	68
6.10.3	Layout Guideline	71
6.11	PS/2 Keyboard and Mouse	73
6.11.1	Signal Description	73
	Table 6.22 KB/MS Signals Description	73
6.11.2	Design Recommendation	74
6.11.3	Layout Guideline	74
6.11.4	EMI Consideration	75
6.11.5	ESD Protection	75
6.12	TV-Out	75
6.12.1	Signal Description	75
	Table 6.23 TV Signals Description	75
6.12.2	Design Guideline	75
6.12.3	Layout Guideline	77
6.13	IrDA	78
6.13.1	Signal Description	78
	Table 6.24 IrDA Signals Description	78
6.13.2	Design Guideline	78
6.13.3	Layout Guideline	79
6.14	Miscellaneous	80
6.14.1	Miscellaneous Signal Description	80
	Table 6.25 Misc Signal Descriptions	80
6.14.2	Speaker	81
6.14.3	Battery 82	
6.14.4	I2C Bus	82
6.14.5	SMBus83	
6.14.6	Power Good / Reset Input	83
6.14.7	ATX Power Supply Control	84
6.14.8	External SMI Interrupt	85
6.14.9	Wake on Ring	85
7.1	SOM-ETX Mechanical Dimensions	87
	Table 7.1 Connector Types	87
7.1.1	Hirose FX8 and FX8C Series Information (reference to Hirose Spec) 89	
	Table 7.2 Hirose FX8 and FX8C Series info	89
	Table 7.3 Hirose FX8 and FX8C Series info	89
8.1	Material of Heatsink	91
8.2	Thermal Interface Material	92
8.3	Attachment Method of Thermal Solution	92
8.4	Grounding Issues	92
8.5	Air intake clearance and Airflow of Heatsink	92
8.6	EXT-SOM Heatsink Specification	93
8.7	Advantech Heatsink Information	94
8.7.1	Heatsink	94
	Table 8.1 Chemical Makeup & Temper Designation	95
	Table 8.2 Chemical Makeup & Temper Designation	96
	Table 8.3 Mechanical Characteristics	97
	Table 8.4 Chemical Makeup & Temper Designation	97
	Table 8.5 Thermal pad	98
8.7.2	Vendor List	100
	Table 8.6 Vendor list Aluminum Extruded Heat Sink,	100
8.7.3	Thermal Pad	100

	Table 8.7 Thermal pad	100
8.7.4	Screw	100
	Table 8.8 Screw	100
8.7.5	Fan	101
	Table 8.9 Fan Physical Characteristics	101

Figure Summary

Figure 2-1	SOM-ETX Solutions.....	10
Figure 2-2	SOM-ETX Module and Carrier Board	10
Figure 2-3	SOM-ETX Functions.....	11
Figure 3-1	SOM-ETX, X1- X4 Diagram (Button View)	17
Figure 4-1	ATX Power Delivery Block Diagram	28
Figure 4-2	AT Power Delivery Block Diagram.....	29
Figure 5-1	Four-Layer Stack-up with 2 Signal Layers and 2 Power Planes	31
Figure 5-2	Six-Layer Stack-up with 4 Signal Layers and 2 Power Planes	69
Figure 6-1	Routing PCI Slot/Device CSB Interrupt.....	36
Figure 6-2	Clock Skew Diagram	37
Figure 6-3	PCI Bus Layout Example with IDSEL	38
Figure 6-4	PCI Clock Layout Example	39
Figure 6-5	Design Example PCI Arbiter	40
Figure 6-6	USB Connections	42
Figure 6-7	Common Mode Choke	43
Figure 6-8	USB Layout Guidelines.....	43
Figure 6-9	Over-Current Circuit.....	44
Figure 6-10	Violation of Proper Routing Techniques	44
Figure 6-11	Creating Unnecessary Stubs	45
Figure 6-12	Audio Connetions	46
Figure 6-13	Audio Layout Guidelines	47
Figure 6-14	ISA BUS Necessary Pull-up Resistors Location	51
Figure 6-15	VGA Connections	52
Figure 6-16	VGA Layout Guidelines	53
Figure 6-17	RGB Output Layout Guidelines	53
Figure 6-18	LVDS LCD Connections	55
Figure 6-19	TTL LCD Connections	55
Figure 6-20	LVDS LCD Layout Guidelines	56
Figure 6-21	TTL LCD Layout Guidelines	57
Figure 6-22	IDE Master/Slave Handshake Signals Connection...	59
Figure 6-23	IDE Bus Trace on Carrier Board and Cable Length Limitation.....	60
Figure 6-24	IDE0/IDE1 Connections	63
Figure 6-25	10/100M Ethernet Connections	63
Figure 6-26	Ethernet Layput Guidelines	64
Figure 6-27	Critical Dimensions	64
Figure 6-28	Serial Bus Connections	66
Figure 6-29	Serial Bus Layout Guidelines.....	66
Figure 6-30	LPT Connections	72
Figure 6-31	Floppy Connections	72
Figure 6-32	Practical LPT Port Design.....	72
Figure 6-33	Practical Floppy Design	72
Figure 6-34	Practical LPT Port Design Using PAC1284	73

Figure 6-35	Keyboard and Mouse Connections.....	74
Figure 6-36	Practical KB/MS Circuit.....	74
Figure 6-37	Two Composite and One S-Video Outputs.....	76
Figure 6-38	One Composite and One SCART Outputs	76
Figure 6-39	TV DAC Signal Routing Spacing	77
Figure 6-40	IrDA Connections(IR connector on digital ground) ...	78
Figure 6-41	IrDA Connections(IR connector on I/O ground).....	79
Figure 6-42	Speaker Connections	81
Figure 6-43	Battery Connections	82
Figure 6-44	I2C Bus Connections	82
Figure 6-45	SMBus Connections	83
Figure 6-46	Power Good / Reset Input Connections.....	83
Figure 6-47	ATX Power Supply Connections.....	84
Figure 6-48	External SMI Interrupt Connections	85
Figure 6-49	Wake on Ring Connections(two Comport).....	85
Figure 6-50	Wake on Ring Connections(multiple Comport).....	86
Figure 7-1	SOM-ETX Carrier Board Mechanical Dimensions	87
Figure 7-2	SOM-ETX Carrier Board Connector Mechanical Dimensions	88
Figure 7-3	Connector Hirose FX8-100 Footprint.....	88
Figure 7-4	Soldering Temperature for Hirose FX-100 Connector.....	90
Figure 8-1	Air Intake Clearance	93
Figure 8-2	Air Flow Direction.....	93
Figure 8-3	SOM-ETX Heatsink	93
Figure 8-4	Heatsink Appearance	94
Figure 8-5	Heatsink Dimensions	95
Figure 8-6	Heatsink Dimensions	96
Figure 8-7	Heatsink Dimensions	97
Figure 8-8	Heatsink Dimensions	98
Figure 8-9	Thermal Pad	100
Figure 8-10	Fan Appearance	101

Chapter 1 Introduction

The design guide organizes and provides Advantech SOM baseboard design recommendations for Advantech SOM-ETX modules. It specifies common mechanical and electrical characteristics in order to ensure the baseboard design meets these requirements and works properly.

1.1 Terminology

Table 1.1 Conventions and Terminology

AC97	Audio Codec 97'
AGP	Accelerated Graphics port refers to the AGP/PCI interface
CPU	Central processing Unit
CRT	Cathode Ray Tube
DDR	Double Data Rate SDRAM memory technology
DTOS	Advantech's Design To Order Service
EMI	Electromagnetic Interference
ESD	Electrostatic Discharge
ETX	Embedded Technology Extended
FSB	Front Side Bus, synonymous with Host or CPU bus
GMCH	Refers to the Graphics Memory Controller Hub chipset component
I2C	Inter-IC (a two wire serial bus created by Philips)
ISA	International Standards Association
IDE (ATA)	Integrated Drive Electronics (Advanced Technology Attachment)
INTx	An interrupt request signal where x stands for interrupts A, B, C, and D.
LCD	Liquid Crystal Display
LVDS	Low Voltage Differential Signaling: A high speed, low power data transmission standard used for display connections to LCD panels.
MCH	Refers to the Memory Controller Hub chipset component
NTSC	National Television Standards Committee
PAL	Phase Alternate Line
PCI	Peripheral Component Interface
RTC	Real Time Clock
SMBus	System Management Bus
SMI	System Management Interrupt
SOM	System On Module
ULV	Ultra-Low Voltage
USB	Universal Serial Bus

1.2 Referenced Documents

Table 1.2 Referenced Documents

Document	Location
Advanced Configuration and Power Management (ACPI) Specification 1.0b & 2.0	http://www.teleport.com/~acpi/
Advanced Power Management (APM) Specification 1.2	http://www.microsoft.com/hwdev/busbios/amp_12.htm
Ethernet(IEEE 802.3)	http://www.ieee.org/portal/site
I2C Bus Interface	http://www.semiconductors.philips.com/
IrDA	http://www.irda.org/
PCI	http://www.pcisig.com/
PC104	http://www.pc104.org/technology/pc104_tech.html
RS232	http://www.eia.org/
SMBus	http://www.smbus.org/specs/
USB	http://www.usb.org/home

Chapter 2 SOM-ETX Specification

SOM-ETX provides a scalable solution that meets customer's advanced CPU application development needs and reduces time-to-market. Using SOM-DTOS, customers can reduce traditional customized CPU board development time and costs by as much as 80%.

2.1 Overview

Advantech offers a wide range of SOM products to cater to each customer's demands. The modular designs allow upgrade ability and add more flexibility to the system. The SOM-ETX form factor allows the CPU modules to be easily and securely mounted on a customized solution board. The design and multiple processor choices eliminate CPU integration worries and allow fast application support for the most dynamic embedded needs.




Figure 2-1 SOM-ETX Solutions

SOM-ETX is a series of reliable and widely used CPU cores with high integration features. It can support fanless operation in small form factors while supporting CPUs ranging from GX1 to Pentium M. Not only does SOM-ETX allow quick design, it also provides the benefits of easy installation, maintenance and upgrade ease.




Figure 2-2 SOM-ETX Module and Carrier Board

Though small in size, SOM-ETX takes care of most complicated CPU architectures and basic common circuits. Many system integrators are finding an Advantech SOM-ETX solution already covers 80% of their feature requirements. This makes SOM-ETX a powerful time and money saver.




Figure 2-3 SOM-ETX Functions

SOM-ETX + Customer Solution Board = Your Customized Platform which perfectly fits system-level requirements and saves time and reduces total project management cost.

Interface I/O Voltage

2.1.1.1 PCI Bus

Table 2.53 DC Specifications for 5V Signaling of PCI Bus					
Symbol	Parameter	Min	Max	Units	Note
V _{cc}	Supply Voltage	4.75	5.25	V	
V _{ih}	Input High Voltage	2.0	V _{cc} +0.5	V	
V _{il}	Input Low Voltage	-0.5	0.8	V	
V _{oh}	Output High Voltage	2.4	-	V	
V _{ol}	Output Low Voltage	-	0.55	V	*1

*1. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull up must have 6 mA; the latter include, FRAME#, TRDY#, IRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, INTA#, INTB#, INTC#, INTD#.

Table 2.54 DC Specifications for 3.3V Signaling of PCI Bus					
Symbol	Parameter	Min	Max	Units	Note
V _{cc}	Supply Voltage	3.0	3.6	V	
V _{ih}	Input High Voltage	0.5V _{cc}	V _{cc} +0.5	V	
V _{il}	Input Low Voltage	-0.5	0.3V _{cc}	V	
V _{ipu}	Input Pull-up Voltage	0.7V _{cc}	-	V	*1
V _{oh}	Output High Voltage	0.9V _{cc}	-	V	
V _{ol}	Output Low Voltage	-	0.1V _{cc}	V	

*1. This specification should be guaranteed by design. It is the minimum voltage to which pull-up resistors are calculated to pull a floated network. Applications sensitive to static power utilization must assure that the input buffer is conducting minimum current at this input voltage.

2.1.1.2 Universal Serial Bus (USB)

Table 2.55 DC Specification of USB Signals					
Symbol	Parameter	Min	Max	Unit	Note
V _{bus}	High-power port supply voltage	4.75	5.25	V	
V _{bus}	Low-power port supply voltage	4.75	5.25	V	
V _{IL}	Input Low Voltage	-	0.8	V	
V _{IH}	Input High Voltage(driven)	2.0	-	V	
V _{IHZ}	Input High Voltage(floating)	2.7	3.6	V	
V _{OL}	Output Low Voltage	0	0.3	V	
V _{OH}	Output High Voltage	2.8	3.6	V	

2.1.1.3 Audio

Table 2.56 AC'97 CODEC DC Specifications

Symbol	Parameter	Min	Max	Unit	Note
Dvdd	Digital supply voltage	Dvdd+5%	Dvdd+5%	V	
Avdd	Analog supply voltage	4.75	5.25	V	
Vil	Input Low Voltage	-	0.35Vdd	V	
Vih	Input High Voltage	0.65Vdd	-	V	

*1. Dvdd=5V or 3.3V

Table 2.57 AC'97 CODEC Analog I/O DC Specifications

Symbol	Parameter	Min	Typ	Max	Unit	Note
AUXAL/R	Full scale input voltage	-	1.0	-	Vrms	
MIC	Full scale input voltage	-	0.1	-	Vrms	
SNDL/R	Full scale output voltage	-	1.0	-	Vrms	

2.1.1.4 VGA

Table 2.58 Hsync and Vsync Signals Specifications

Symbol	Parameter	Min	Max	Unit	Note
V _{IL}	Input Low Voltage	0	0.5	V	
V _{IH}	Input High Voltage	2.4	5.5	V	
V _{OL}	Output Low Voltage	-	0.8	V	
V _{OH}	Output High Voltage	2.0	-	V	

Table 2.59 RGB Voltage

Symbol	Parameter	Min	Max	Unit	Note
R	Red analog video output signal Max. luminance voltage	0.665	0.77	V	
G	Green analog video output signal Max. luminance voltage	0.665	0.77	V	
B	Blue analog video output signal Max. luminance voltage	0.665	0.77	V	
R	Red analog video output signal min. luminance voltage	0 (Typical)		V	
G	Green analog video output signal min. luminance voltage	0 (Typical)		V	
B	Blue analog video output signal min. luminance voltage	0 (Typical)		V	

2.1.1.5 LCD

Table 2.60 LCD I/O Voltage

Symbol	Parameter	Min	Max	Unit	Note
V _{IL}	Input Low Voltage	-0.5	0.8	V	
V _{IH}	Input High Voltage	2.0	Vcc+0.5	V	
V _{OL}	Output Low Voltage	-	0.55	V	I _{ol} =4.0mA
V _{OH}	Output High Voltage	2.4	-	V	I _{oh} =-1.0mA

2.1.1.6 IDE

Table 2.61 Ultra DMA modes 1-4 (5V)

Symbol	Parameter	Min	Max	Unit	Note
V _{IH}	Input High Voltage	-	5.5	V	
V _{OL}	Output Low Voltage	-	0	V	
V _{OH}	Output High Voltage	2	-	V	

Table 2.62 Ultra DMA modes 5 (3.3V)

Symbol	Parameter	Min	Max	Unit	Note
V _{dd3}	DC supply voltage to drivers and receivers	3.3-8%	3.3+8%	V	
V ₊	Low to High input threshold	1.5	2.0	V	
V ₋	High to Low input threshold	1.0	1.5	V	

2.1.1.7 Ethernet

Table 2.63 Ethernet I/O Voltage

Symbol	Parameter	Min	Max	Unit	Note
V _{IL}	Input Low Voltage	-0.5	0.3V _{cc}	V	*1
V _{IH}	Input High Voltage	0.5V _{cc}	V _{cc} +0.5	V	
V _{OL}	Output Low Voltage	-	0.1V _{cc}		
V _{OH}	Output High Voltage	0.9V _{cc}	V _{cc}		

*1. V_{cc}=3.0V min. to 3.6V max.

2.1.1.8 TV-Out Bus

Table 2.64 TV-Out I/O Voltage

Symbol	Parameter	Min	Max	Unit	Note
V _O	Output Voltage	1.28	1.28	V	Typical=1.8
V _{IH}	Input High Voltage	0	1.4	V	

2.1.1.9 IrDA

Table 2.65 IrDA I/O Voltage

Symbol	Parameter	Min	Max	Unit	Note
V _{IL}	Input Low Voltage	-0.5	0.8	V	
V _{IH}	Input High Voltage	2.0	V _{CC} +0.5	V	
V _{OL}	Output Low Voltage	-	0.4	V	
V _{OH}	Output High Voltage	2.4	-	V	
I _{Ldtx}	Input Load Current (IRTX Signal)	-	6	mA	0 ≤ V _{in} ≤ V _{cc}
I _{Ld}	Input Load Current (all signal except IRTX)	-	1.5	mA	0 ≤ V _{in} ≤ V _{cc}

*1. From "Infrared Data Association – Infrared Dongle Interface v1.1"

*2. V_{cc}=5.0V±5%

2.1.1.10 I2C

Table 2.66 I2C I/O Voltage

Symbol	Parameter	Min	Max	Unit	Note
V _{IL}	Input Low Voltage	-0.5	0.3V _{dd}	V	
V _{IH}	Input High Voltage	0.7V _{dd}	V _{dd} +0.5	V	
V _{OL}	Output Low Voltage	0	0.4	V	

*1. The I2C Bus Specification V2.1.

*2. V_{dd} is the voltage which the pull-up resistor are connected.

2.1.1.11 SMBus

Table 2.67 SMBus I/O Voltage

Symbol	Parameter	Min	Max	Unit	Note
V _{IL}	Input Low Voltage	-	0.8	V	
V _{IH}	Input High Voltage	2.1	V _{dd}	V	
V _{OL}	Output Low Voltage	-	0.4	V	

*1. System Management Bus (SMBus) Specification v2.0.

*2. V_{dd} is the voltage which the pull-up resistor are connected.

2.2 AC Specification

2.2.1 PCI-Bus AC Spec.

Refer to “PCI Local Bus Specification Revision 2.2 December 18, 1998” Chapter 4.2 for the details.

2.2.2 Universal Serial Bus (USB) AC Spec.

Refer to “Universal Serial Bus Specification Revision 1.1 September 23, 1998” Chapter 7 for the details.

2.2.3 Audio AC Spec.

Refer to “Audio Codec '97 Revision 2.1 May 22, 1998” Chapter 9 for digital signals AC spec. and Chapter 10 for analog performance spec.

2.2.4 VGA AC Spec.

Refer to “VESA and Industry Standards and Guidelines for Computer Display Monitor Timing Version 1.0 , Revision 0.8” for the monitor timing specification.

2.2.5 LCD AC Spec.

Refer to “VT 8606 TwisterT Single-Chip SMA North Bridge with 133 / 100 / 66 MHz Front Side Bus for VIA™ C3™ and Intel™ Celeron™, Pentium™ III and III-M (Tualatin) CPUs with Integrated ProSavage4 AGP 4x Graphics plus Advanced Memory Controller supporting PC133 / PC100 SDRAM for Mobile PC Systems Revision 1.02 February 12, 2002” for the details.

2.2.6 IDE AC Spec.

Refer to “Information Technology - AT Attachment with Packet Interface – 7 Volume 2 (ATA/ATAPI-7 V2)” Annex B.5 for the details

2.2.7 Ethernet AC Spec.

Refer to “REALTEK 3.3V SINGLE CHIP FAST ETHERNET CONTROLLER WITH POWER MANAGEMENT RTL8139C(L)”datasheet chapter 11 for the details.

2.2.8 TV-Out Bus AC Spec.

Refer to “VT1622 and VT1622M Digital TV Encoders Revision 1.21 January 13, 2003”

2.2.9 I2C AC Spec.

Refer to “THE I 2C-BUS SPECIFICATION VERSION 2.1 JANUARY 2000” for the DAC AC Characteristics

2.6.10 SMBus AC Spec.

Refer to “System Management Bus (SMBus) Specification Version 2.0 August 3, 2000”

Chapter 3 SOM-ETX Pin Assignment

This chapter describes pin assignments and I/O characteristics for 400 pins SOM-ETX (X1, X2, X3 and X4). X1 connector contains PCI-Bus, USB, Audio interfaces. X2 connector contains ISA-Bus. X3 connector contains VGA, LCD/LVDS, COM1/2, LPT/Floppy, IrDA, KB/MS and TV-Out interfaces. X4 connector contains IDE1, IDE2, Ethernet and miscellaneous.




Figure 3-1 SOM-ETX, X1- X4 Diagram (Button View)

Table 3.1 Convention and Terminology

Convention	Description	Example
'#'	Active-Low Signals	REQ0#
'+' and '-'	Differential Pairs	LAN_TXD+, LAN_TXD-
Terminology	Description	
Pin Types:		
I	Input	
O	Output	
IO	Bi-Directional	
OD	Open Drain	
Power Pin Types		
VCC5	+5V \pm 5% Volts	
VSB5	+5V \pm 5% Standby Power	
VCC3	+3.3V \pm 5% Volts	
VSB3	+3.3V \pm 5% Standby Power	
VCC3/5	+3.3V and +5V tolerance	
GND	System Ground	
PWR	Power Supply	
Others		
I/F	Interface	
MISC	Miscellaneous Interface	
NC	Not Connected. Reserved.	
P	Power Plane	

Notes:

1. PWR*: The power of the pin is supplied from the **carrier board** connected to the power supply.
2. The Advantech's SOM-ETX boards need +5V only, so the A12, A16, A24 pins are **NC**.
3. Please refer to Chapter 5 for detailed descriptions.


3.1 Connector X1 (PCI-Bus, USB, Audio)

Table 3.2 Connector X1 Pin Assignments

Pin	Signal	I/F	I/O	P	Pin	Signal	I/F	I/O	P
A1	GND	PWR	PWR*	-	A2	GND	PWR	PWR*	-
A3	PCICLK3	PCI	O	VCC3	A4	PCLCLK4	PCI	O	VCC3
A5	GND	PWR	PWR*	-	A6	GND	PWR	PWR*	-
A7	PCLCLK1	PCI	O	VCC3	A8	PCLCLK2	PCI	O	VCC3
A9	REQ3#	PCI	I	VCC3	A10	GNT3#	PCI	O	VCC3
A11	GNT2#	PCI	O	VCC3	A12	VCC3*	-	-	-
A13	REQ2#	PCI	I	VCC3	A14	GNT1#	PCI	O	VCC3
A15	REQ1#	PCI	I	VCC3	A16	VCC3*	-	-	-
A17	GNT0#	PCI	O	VCC3	A18	NC	-	-	-
A19	VCC	PWR	PWR*	-	A20	VCC	PWR	PWR*	-
A21	SERIRQ	PCI	IO	VCC3	A22	REQ0#	PCI	I	VCC3
A23	AD0	PCI	IO	VCC3	A24	VCC3*	-	-	-
A25	AD1	PCI	IO	VCC3	A26	AD2	PCI	IO	VCC3
A27	AD4	PCI	IO	VCC3	A28	AD3	PCI	IO	VCC3
A29	AD6	PCI	IO	VCC3	A30	AD5	PCI	IO	VCC3
A31	CBE0#	PCI	IO	VCC3	A32	AD7	PCI	IO	VCC3
A33	AD8	PCI	IO	VCC3	A34	AD9	PCI	IO	VCC3
A35	GND	PWR	PWR*	-	A36	GND	PWR	PWR*	-
A37	AD10	PCI	IO	VCC3	A38	AUXAL	Audio	I	VCC3
A39	AD11	PCI	IO	VCC3	A40	MIC	Audio	I	VCC3
A41	AD12	PCI	IO	VCC3	A42	AUXAR	Audio	I	VCC3
A43	AD13	PCI	IO	VCC3	A44	ASVCC	PWR	PWR*	VCC3
A45	AD14	PCI	IO	VCC3	A46	SNDL	Audio	O	VCC3
A47	AD15	PCI	IO	VCC3	A48	ASGND	PWR	PWR*	VCC3
A49	CBE1#	PCI	IO	VCC3	A50	SNDR	Audio	O	VCC3
A51	VCC	PWR	PWR*	-	A52	VCC	PWR	PWR*	-
A53	PAR	PCI	IO	VCC3	A54	SERR#	PCI	IO/OD	VCC3
A55	GPERR#	PCI	IO	VCC3	A56	NC	-	-	-
A57	PME#	PCI	IO/OD	VCC3	A58	USB2#	USB	IO	VCC3
A59	LOCK#	PCI	IO	VCC3	A60	DEVSEL#	PCI	IO	VCC3
A61	TRDY#	PCI	IO	VCC3	A62	USB3#	USB	IO	VCC3
A63	IRDY#	PCI	IO	VCC3	A64	STOP#	PCI	IO	VCC3
A65	FRAME#	PCI	IO	VCC3	A66	USB2	USB	IO	VCC3
A67	GND	PWR	PWR*	-	A68	GND	PWR	PWR*	-
A69	AD16	PCI	IO	VCC3	A70	CBE2#	PCI	IO	VCC3
A71	AD17	PCI	IO	VCC3	A72	USB3	USB	IO	VCC3
A73	AD19	PCI	IO	VCC3	A74	AD18	PCI	IO	VCC3
A75	AD20	PCI	IO	VCC3	A76	USB0#	USB	IO	VCC3
A77	AD22	PCI	IO	VCC3	A78	AD21	PCI	IO	VCC3
A79	AD23	PCI	IO	VCC3	A80	USB1#	USB	IO	VCC3
A81	AD24	PCI	IO	VCC3	A82	CBE3#	PCI	IO	VCC3
A83	VCC	PWR	PWR*	-	A84	VCC	PWR	PWR*	-
A85	AD25	PCI	IO	VCC3	A86	AD26	PCI	IO	VCC3
A87	AD28	PCI	IO	VCC3	A88	USB0	USB	IO	VCC3
A89	AD27	PCI	IO	VCC3	A90	AD29	PCI	IO	VCC3
A91	AD30	PCI	IO	VCC3	A92	USB1	USB	IO	VCC3
A93	PCIRST#	PCI	O	VCC3	A94	AD31	PCI	IO	VCC3
A95	INTC#	PCI	IO/OD	VCC3	A96	INTD#	PCI	IO/OD	VCC3
A97	INTA#	PCI	IO/OD	VCC3	A98	INTB#	PCI	IO/OD	VCC3
A99	GND	PWR	PWR*	-	A100	GND	PWR	PWR*	-

VCC3*: Output pin and only current limit 500mA.


Connector X1 (PCI-Bus, USB, Audio) Schemaitc



3.2 Connector X2 (ISA-Bus)

Table 3.3 Connector X2 Pin Assignments									
Pin	Signal	I/F	I/O	P	Pin	Signal	I/F	I/O	P
B1	GND	PWR	PWR*	-	B2	GND	PWR	PWR*	-
B3	SD14	ISA	IO	VCC3/5	B4	SD15	ISA	IO	VCC3/5
B5	SD13	ISA	IO	VCC3/5	B6	MASTER#	ISA	I	VCC3/5
B7	SD12	ISA	IO	VCC3/5	B8	DREQ7	ISA	I	VCC3/5
B9	SD11	ISA	IO	VCC3/5	B10	DACK7#	ISA	O	VCC3/5
B11	SD10	ISA	IO	VCC3/5	B12	DREQ6	ISA	I	VCC3/5
B13	SD9	ISA	IO	VCC3/5	B14	DACK6#	ISA	O	VCC3/5
B15	SD8	ISA	IO	VCC3/5	B16	DREQ5	ISA	I	VCC3/5
B17	MEMW#	ISA	IO	VCC3/5	B18	DACK5#	ISA	O	VCC3/5
B19	MEMR#	ISA	O	-	B20	DREQ0	ISA	I	-
B21	LA17	ISA	IO	VCC3/5	B22	DACK0#	ISA	O	VCC3/5
B23	LA18	ISA	IO	VCC3/5	B24	IRQ14	ISA	I	VCC3/5
B25	LA19	ISA	IO	VCC3/5	B26	IRQ15	ISA	I	VCC3/5
B27	LA20	ISA	IO	VCC3/5	B28	IRQ12	ISA	I	VCC3/5
B29	LA21	ISA	IO	VCC3/5	B30	IRQ11	ISA	I	VCC3/5
B31	LA22	ISA	IO	VCC3/5	B32	IRQ10	ISA	I	VCC3/5
B33	LA23	ISA	IO	VCC3/5	B34	IO16#	ISA	I	VCC3/5
B35	GND	PWR	PWR*	-	B36	GND	PWR	PWR*	-
B37	SBHE#	ISA	IO	VCC3/5	B38	M16#	ISA	IO	VCC3/5
B39	SA0	ISA	IO	VCC3/5	B40	OSC	ISA	O	VCC3/5
B41	SA1	ISA	IO	VCC3/5	B42	BALE	ISA	O	VCC3/5
B43	SA2	ISA	IO	VCC3/5	B44	TC	ISA	O	VCC3/5
B45	SA3	ISA	IO	VCC3/5	B46	DACK2#	ISA	O	VCC3/5
B47	SA4	ISA	IO	VCC3/5	B48	IRQ3	ISA	I	VCC3/5
B49	SA5	ISA	IO	VCC3/5	B50	IRQ4	ISA	I	VCC3/5
B51	VCC	PWR	PWR*	-	B52	VCC	PWR	PWR*	-
B53	SA6	ISA	IO	VCC3/5	B54	IRQ5	ISA	I	VCC3/5
B55	SA7	ISA	IO	VCC3/5	B56	IRQ6	ISA	I	VCC3/5
B57	SA8	ISA	IO	VCC3/5	B58	IRQ7	ISA	I	VCC3/5
B59	SA9	ISA	IO	VCC3/5	B60	SYSCLK	ISA	O	VCC3/5
B61	SA10	ISA	IO	VCC3/5	B62	REFSH#	ISA	IO	VCC3/5
B63	SA11	ISA	IO	VCC3/5	B64	DREQ1	ISA	I	VCC3/5
B65	SA12	ISA	IO	VCC3/5	B66	DACK1#	ISA	O	VCC3/5
B67	GND	PWR	PWR*	-	B68	GND	PWR	PWR*	-
B69	SA13	ISA	IO	VCC3/5	B70	DREQ3	ISA	I	VCC3/5
B71	SA14	ISA	IO	VCC3/5	B72	DACK3#	ISA	O	VCC3/5
B73	SA15	ISA	IO	VCC3/5	B74	IOR#	ISA	IO	VCC3/5
B75	SA16	ISA	IO	VCC3/5	B76	IOW#	ISA	IO	VCC3/5
B77	SA18	ISA	IO	VCC3/5	B78	SA17	ISA	IO	VCC3/5
B79	SA19	ISA	IO	VCC3/5	B80	SMEMR#	ISA	O	VCC3/5
B81	IOCHRDY	ISA	IO	VCC3/5	B82	AEN	ISA	O	VCC3/5
B83	VCC	PWR	PWR*	-	B84	VCC	PWR	PWR*	-
B85	SD0	ISA	IO	VCC3/5	B86	SMEMW#	ISA	IO	VCC3/5
B87	SD2	ISA	IO	VCC3/5	B88	SD1	ISA	IO	VCC3/5
B89	SD3	ISA	IO	VCC3/5	B90	NOWS#	ISA	I	VCC3/5
B91	DREQ2	ISA	I	VCC3/5	B92	SD4	ISA	IO	VCC3/5
B93	SD5	ISA	IO	VCC3/5	B94	IRQ9	ISA	I	VCC3/5
B95	SD6	ISA	IO	VCC3/5	B96	SD7	ISA	IO	VCC3/5
B97	IOCHK#	ISA	I	VCC3/5	B98	RSTDRV	ISA	O	VCC3/5
B99	GND	PWR	PWR*	-	B100	GND	PWR	PWR*	-

Connector X2 (ISA-Bus) Schematic




3.3 Connector X3 (VGA, LCD/LVDS, COM1/2, LPT/Floppy, IrDA, KB/MS, TV-Out)

Table 3.4 Connector X3 Pin Assignments

Pin	Signal	I/F	I/O	P	Pin	Signal	I/F	I/O	P
C1	GND	PWR	PWR*	-	C2	GND	PWR	PWR*	-
C3	R	VGA	O	-	C4	B	VGA	O	-
C5	HSY	VGA	O	VCC3	C6	G	VGA	O	-
C7	VSX	VGA	O	VCC3	C8	DDCK	VGA	IO	VCC3
C9	DETECT#	LCD	O	VCC3	C10	DDDA	VGA	IO	VCC3
C11	TXCK-1	LVDS	O	VCC1.5	C12	TX-13	LVDS	O	VCC1.5
	LCDB0	TTL			C12	LCDB2	TTL		
C13	TXCK+1	LVDS	O	VCC1.5	C14	TX+13	LVDS	O	VCC1.5
	LCDB1	TTL			C14	LCDB3	TTL		
C15	GND	PWR	PWR*	-	C16	GND	PWR	PWR*	-
C17	TX+11	LVDS	O	VCC1.5	C18	TX+12	LVDS	O	VCC1.5
	LCDG5	TTL			C18	FPVSYNC	LCD		
C19	TX-11	LVDS	O	VCC1.5	C20	TX-12	LVDS	O	VCC1.5
	LCDG4	TTL			C20	FPHSYNC	LCD		
C21	GND	PWR	PWR*	-	C22	GND	PWR	PWR*	-
C23	TX-03	LVDS	O	VCC1.5	C24	TX+10	LVDS	O	VCC1.5
	LCDG0	TTL			C24	LCDG3	TTL		
C25	TX+03	LVDS	O	VCC1.5	C26	TX-10	LVDS	O	VCC1.5
	LCDG1	TTL			C26	LCDG2	TTL		
C27	GND	PWR	PWR*	-	C28	GND	PWR	PWR*	-
C29	TX-02	LVDS	O	VCC1.5	C30	TXCK+0	LVDS	O	VCC1.5
	LCDR4	TTL			C30	LCDB5	TTL		
C31	TX+02	LVDS	O	VCC1.5	C32	TXCK-0	LVDS	O	VCC1.5
	LCDR5	TTL			C32	LCDB4	TTL		
C33	GND	PWR	PWR*	-	C34	GND	PWR	PWR*	-
C35	TX+00	LVDS	O	VCC1.5	C36	TX+01	LVDS	O	VCC1.5
	LCDR1	TTL			C36	LCDR3	TTL		
C37	TX-00	LVDS	O	VCC1.5	C38	TX-01	LVDS	O	VCC1.5
	LCDR0	TTL			C38	LCDR2	TTL		
C39	VCC	PWR	PWR*	-	C40	VCC	PWR	PWR*	-
C41	TX+04	LVDS	O	VCC1.5	C42	TX+14	LVDS	O	VCC1.5
	LCDB6	TTL			C42	LCDG6	TTL		
	JLID	LCD			C42	LTGIO0	LCD		
C43	TX-04	LVDS	O	VCC1.5	C44	TX-14	LVDS	O	VCC1.5
	LCDB7	TTL			C44	LCDG7	TTL		
	JLIK	LCD			C44	BACKON#	LCD		
C45	LCDR6	TTL	O	VCC1.5	C46	LCDON	LCD	O	VCC1.5
	BIASON	LCD			C46	LCDON	LCD		
C47	COMP	TV	O	VCC3	C48	Y	TV	O	VCC3
C49	TVSYNC	TV	O	VCC3	C50	C	TV	O	VCC3
C51	LPT	LPT	I	VCC3	C52	SHFCLK	TV	O	VCC3
	FLPY#	Floppy			C52	SHFCLK	TV		
C53	VCC	PWR	PWR*	-	C54	GND	PWR	PWR*	-
C55	STB#	LPT	OD	VCC	C56	AFD#	LPT	OD	VCC
	STB#	LPT			C56	DENSEL	Floppy		
C57	LCDR7	TTL	O	VCC	C58	PD7	LPT	OD	VCC
	NC	LCD			C58	DSA#	Floppy		

C59	IRR#	IrDA	I	VCC	C60	ERR#	LPT	OD	VCC
						HDSEL#	Floppy		
C61	IRT#	IrDA	O	VCC	C62	PD6	LPT	OD	VCC
						MOT0	Floppy		
C63	RXD2	COM2	I	VCC	C64	INIT#	LPT	OD	VCC
						DIR#	Floppy		
C65	GND	PWR	PWR*	-	C66	GND	PWR	PWR*	-
C67	RTS2#	COM2	O	VCC	C68	PD5	LPT	OD	VCC
C69	DTR2#	COM2	O	VCC	C70	SLIN#	LPT	OD	VCC
						STEP#	Floppy		
C71	DCD2#	COM2	I	VCC	C72	PD4	LPT	OD	VCC
						DSKCHG#	Floppy		
C73	DSR2#	COM2	I	VCC	C74	PD3	LPT	OD	VCC
						RDATA#	Floppy		
C75	CTS2#	COM2	I	VCC	C76	PD2	LPT	OD	VCC
						WP#	Floppy		
C77	TXD2	COM2	O	VCC	C78	PD1	LPT	OD	VCC
						TRK0#	Floppy		
C79	RI2#	COM2	I	VCC	C80	PD0	LPT	OD	VCC
						INDEX#	Floppy		
C81	VCC	PWR	PWR*	-	C82	VCC	PWR	PWR*	-
C83	RXD1	COM1	I	VCC	C84	ACK#	LPT	OD	VCC
						DSB#	Floppy		
C85	RTS1#	COM1	O	VCC	C86	BUSY#	LPT	OD	VCC
						MOT1	Floppy		
C87	DTR1#	COM1	O	VCC	C88	PE	LPT	OD	VCC
						WDATA#	Floppy		
C89	DCD1#	COM1	I	VCC	C90	SLCT	LPT	OD	VCC
						WGATE#	Floppy		
C91	DSR1#	COM1	I	VCC	C92	MSCLK	MS	I/OD	VCC
C93	CTS1#	COM1	I	VCC	C94	MSDAT	MS	I/OD	VCC
C95	TXD1	COM1	O	VCC	C96	KBCLK	KB	I/OD	VCC
C97	RI1#	COM1	I	VCC	C98	KBDAT	KB	I/OD	VCC
C99	GND	PWR	PWR*	-	C100	GND	PWR	PWR*	-

Connector X3 (VGA, LCD/LVDS, COM1/2, LPT/Floppy, IrDA, KB/MS, TV-Out) Schematic




3.4 Connector X4 (IDE1, IDE2, Ethernet, Miscellaneous)

Table 3.5 Connector X4 Pin Assignments

Pin	Signal	I/F	I/O	P	Pin	Signal	I/F	I/O	P
D1	GND	PWR	PWR*	-	D2	GND	PWR	PWR*	-
D3	5V_SB	PWR	PWR*	-	D4	PWGIN	MISC	I	VCC3
D5	PS_ON#	MISC	O	VSB5	D6	SPKER	MISC	O	VCC3
D7	PWRBTN#	MISC	I	VSB3	D8	BATT	PWR	PWR*	-
D9	NC	-	-	-	D10	LILED	LAN	O	VSB3
D11	WDGACT#	MISC	I	VCC3	D12	ACTLED	LAN	O	VSB3
D13	ROMCS#	MISC	I	VCC3	D14	SPEEDLED	LAN	O	VSB3
D15	EXT_ROMCS#	MISC	O	VCC3	D16	I2CLK	MISC	O	VCC3
D17	VCC	PWR	PWR*	-	D18	VCC	PWR	PWR*	-
D19	USBOC#	USB	I	VCC3	D20	GPCS	MISC	I	VCC3
D21	EXTSMI#	MISC	I	VCC3	D22	I2CDAT	MISC	IO	VCC3
D23	SMBCLK	MISC	O	VSB3	D24	SMBDATA	MISC	IO	VSB3
D25	SIDE_CS3#	IDE2	O	VCC3	D26	NC	-	-	-
D27	SIDE_CS1#	IDE2	O	VCC3	D28	DASP-S0#	IDE	O	VCC3
D29	SIDE_A2	IDE2	O	VCC3	D30	PIDE_CS3#	IDE1	O	VCC3
D31	SIDE_A0	IDE2	O	VCC3	D32	PIDE_CS1#	IDE1	O	VCC3
D33	GND	PWR	PWR*	-	D34	GND	PWR	PWR*	-
D35	PDIAG-S	IDE1	O	VCC3	D36	PIDE_A2	IDE1	O	VCC3
D37	SIDE_A1	IDE2	O	VCC3	D38	PIDE_A0	IDE1	O	VCC3
D39	SIDE_INTRQ	IDE2	I	VCC3	D40	PIDE_A1	IDE1	O	VCC3
D41	NC/BACKON#	MISC	O	VCC3	D42	GPE1#_BIASON	MISC	O	VCC3
D43	SIDE_ACK#	IDE2	O	VCC3	D44	PIDE_INTRQ	IDE1	I	VCC3
D45	SIDE_RDY	IDE2	I	VCC3	D46	PIDE_ACK#	IDE1	O	VCC3
D47	SIDE_IOR#	IDE2	O	VCC3	D48	PIDE_RDY	IDE1	I	VCC3
D49	VCC	PWR	PWR*	-	D50	VCC	PWR	PWR*	-
D51	SIDE_IOW#	IDE2	O	VCC3	D52	PIDE_IOR#	IDE1	O	VCC3
D53	SIDE_DRQ	IDE2	I	VCC3	D54	PIDE_IOW#	IDE1	O	VCC3
D55	SIDE_D15	IDE2	IO	VCC3	D56	PIDE_DRQ	IDE1	I	VCC3
D57	SIDE_D0	IDE2	IO	VCC3	D58	PIDE_D15	IDE1	IO	VCC3
D59	SIDE_D14	IDE2	IO	VCC3	D60	PIDE_D0	IDE1	IO	VCC3
D61	SIDE_D1	IDE2	IO	VCC3	D62	PIDE_D14	IDE1	IO	VCC3
D63	SIDE_D13	IDE2	IO	VCC3	D64	PIDE_D1	IDE1	IO	VCC3
D65	GND	PWR	PWR*	-	D66	GND	PWR	PWR*	-
D67	SIDE_D2	IDE2	IO	VCC3	D68	PIDE_D13	IDE1	IO	VCC3
D69	SIDE_D12	IDE2	IO	VCC3	D70	PIDE_D2	IDE1	IO	VCC3
D71	SIDE_D3	IDE2	IO	VCC3	D72	PIDE_D12	IDE1	IO	VCC3
D73	SIDE_D11	IDE2	IO	VCC3	D74	PIDE_D3	IDE1	IO	VCC3
D75	SIDE_D4	IDE2	IO	VCC3	D76	PIDE_D11	IDE1	IO	VCC3
D77	SIDE_D10	IDE2	IO	VCC3	D78	PIDE_D4	IDE1	IO	VCC3
D79	SIDE_D5	IDE2	IO	VCC3	D80	PIDE_D10	IDE1	IO	VCC3
D81	VCC	PWR	PWR*	-	D82	VCC	PWR	PWR*	-
D83	SIDE_D9	IDE2	IO	VCC3	D84	PIDE_D5	IDE1	IO	VCC3
D85	SIDE_D6	IDE2	IO	VCC3	D86	PIDE_D9	IDE1	IO	VCC3
D87	SIDE_D8	IDE2	IO	VCC3	D88	PIDE_D6	IDE1	IO	VCC3
D89	GPE2#_RINGWAKE#	MISC	I	VSB5	D90	CBLID_P	IDE1	I	VCC3
D91	LAN_RXD-	LAN	I	VSB3	D92	PIDE_D8	IDE1	IO	VCC3
D93	LAN_RXD+	LAN	I	VSB3	D94	SIDE_D7	IDE2	IO	VCC3
D95	LAN_TXD-	LAN	O	VSB3	D96	PIDE_D7	IDE1	IO	VCC3
D97	LAN_TXD+	LAN	O	VSB3	D98	HDRST#	IDE	O	VCC3
D99	GND	PWR	PWR*	-	D100	GND	PWR	PWR*	-

Connector X4 (IDE1, IDE2, Ethernet, Miscellaneous) Schematic



Chapter 4 SOM-ETX Power Delivery Guidelines

This chapter provides the power consumption of SOM modules and the ATX/AT power supply design recommendation for customer's reference.

4.1 Design Guidelines

4.1.1 ATX Power Delivery Block Diagram

ATX power source will provide 12V , -12V , 5V , -5V , 3.3V , 5VSBY power , if other voltage is required (3.3VSBY , LAN2.5...)on carried board. The additional switching regulator or LDO will be necessary.




Figure 4-1 ATX Power Delivery Block Diagram

4.1.2 AT Power Delivery Block Diagram

AT power source will provide 12V , 5V power ,The additional switching regulator or LDO will be required to simulate the ATX power (3.3V...) .There will be no standby voltage once AT power source be used.




Figure 4-2 AT Power Delivery Block Diagram

4.1.3 Non-used 3.3V Pins on SOM Connector

SOM-ETX provides the 3.3V voltage on ETX connector PinA12, A16,A24. However , right now Advantech SOM-ETX module did not support this 3.3V output. An additional switching regulator or LDO will be required to provide the 3.3V on carried board.

Chapter 5 Carrier Board Stack Up Recommendations

A brief description of the Printed Circuit Board (PCB) for SOM-ETX based boards is provided in this section. From a cost-effectiveness point of view, a four-layer board is the target platform for the motherboard design. For better quality, a six-layer or 8-layer board is preferred.

5.1 Nominal Board Stack-Up

The trace impedance typically noted ($55\ \Omega \pm 10\%$) is the “nominal” trace impedance for a 5-mil wide external trace and a 4-mil wide internal trace. However, some stack-ups may lead to narrower or wider traces on internal or external layers in order to meet the 55- Ω impedance target, that is, the impedance of the trace when not subjected to the fields created by changing current in neighboring traces. Note the trace impedance target assumes that the trace is not subjected to the EMI fields created by changing current in neighboring traces.

It is important to consider the minimum and maximum impedance of a trace based on the switching of neighboring traces when calculating flight times. Using wider spaces between the traces can minimize this trace-to-trace coupling. In addition, these wider spaces reduce settling time.

Coupling between two traces is a function of the coupled length, the distance separating the traces, the signal edge rate, and the degree of mutual capacitance and inductance. In order to minimize the effects of trace-to-trace coupling, the routing guidelines documented in this Section should be followed. Also, all high speed, impedance controlled signals should have continuous GND referenced planes and cannot be routed over or under power/GND plane splits.

5.1.1 Four layer board stack-up

Figure 5.1 illustrates an example of a four-layer stack-up with 2 signal layers and 2 power planes. The two power planes are the power layer and the ground layer. The layer sequence of component-ground-power-solder is the most common stack-up arrangement from top to bottom.




Figure 5-1 Four-Layer Stack-up with 2 Signal Layers and 2 Power Planes

Table 5.1 Recommended 4-layer Board Stack-Up Dimensions								
Dielectric Thickness (mil)	Layer	Layer	Signal-End Signals		Differential Signals		USB differential Signals	
	No	Type	Width (mil)	Impedance (ohm)	Width (mil)	Impedance (ohm)	Width (mil)	Impedance (ohm)
0.7	L1	Signals	6/6	55+/-10%	6/7/6	100+/-10%	6/5/6	90+/-10%
5		Prepreg						
1.4	L2	Ground						
47		Core						
1.4	L3	Power						
5		Prepreg						
0.7	L4	Signals	6/6	55+/-10%	6/7/6	100+/-10%	6/5/6	90+/-10%

Notes :

Target PCB Thickness totals 62mil+/-10%

5.1.2 Six layer board stack-up

Figure 5.2 illustrates an example of a six-layer stack-up with 4 signal layers and 2 power planes. The two power planes are the power layer and the ground layer. The layer sequence of component-ground-IN1-IN2-power-solder is the most common stack-up arrangement from top to bottom.




Figure 5-2 Six-Layer Stack-up with 4 Signal Layers and 2 Power Planes

Dielectric Thickness (mil)	Layer	Layer	Single-End Signals		Differential Signals		USB differential Signals	
	No	Type	Width (mil)	Impedance (ohm)	Width (mil)	Impedance (ohm)	Width (mil)	Impedance(ohm)
1.7	L1	Signals	5/5	55+/-10%	5/6/5	100+/-10%	5/4/5	90+/-10%
4		Prepreg						
1.4	L2	Ground						
5		Core						
1.4	L3	IN1	5/5	55+/-10%	4/8/4	100+/-10%	4/5/4	90+/-10%
35		Prepreg						
1.4	L4	IN2						
5		Core	5/5	55+/-10%	4/8/4	100+/-10%	4/5/4	90+/-10%
1.4	L5	Power						
4		Prepreg						
1.7	L6	Signals	5/5	55+/-10%	5/6/5	100+/-10%	5/4/5	90+/-10%

Notes :

Target PCB Thickness totals 62mil+/-10%

5.2 Alternative Stack-Ups

When customers choose to use different stack-ups (number of layers, thickness, trace width, etc.). However, the following key elements should be observed:

1. Final post lamination, post etching, and post plating dimensions should be used for electrical model extractions.
2. All high-speed signals should reference solid ground planes through the length of their routing and should not cross plane splits. To guarantee this, both planes surrounding strip-lines should be GND.
3. Recommends that high-speed signal routing be done on internal, strip-line layers.

High-speed routing on external layers should be minimized in order to avoid EMI. Routing on external layers also introduces different delays compared to internal layers. This makes it extremely difficult to do length matching if routing is done on both internal and external layers.

Chapter 6 Carrier Board Interface Design Guidelines

6.1 PCI-Bus

SOM-ETX provides a PCI Bus interface that is compliant with the PCI Local Bus Specification, Revision 2.2. The implementation is optimized for high-performance data streaming when SOM-ETX is acting as either the target or the initiator on the PCI bus. For more information on the PCI Bus interface, refer to the PCI Local Bus Specification, Revision 2.2.

6.1.1 Signal Description

Table 6.1 shows SOM-ETX PCI bus signal, including pin number, signals, I/O, and descriptions.

Table 6.1 PCI Signal Description			
Pin	Signal	I/O	Description
A7,8,3,4	PCICLK[1..4]	O	PCI clock outputs for up to 4 external PCI slots or devices.
A22,15,13,9	PCIREQ[0..3]	I	Bus Request signals for up to 4 external bus mastering PCI devices. When asserted, it means a PCI device is requesting PCI bus ownership from the arbiter.
A17,14,11,10	GNT[0..3]	O	Grant signals to PCI Masters. When asserted by the arbiter, the PCI master has been granted ownership of the PCI bus.
-	AD[0..31]	I/O	PCI Address and Data Bus Lines. These lines carry the address and data information for PCI transactions.
A31,49,70,82	CBE[0..3]	I/O	PCI Bus Command and Byte Enables. Bus command and byte enables are multiplexed in these lines for address and data phases, respectively.
A53	PAR	I/O	Parity bit for the PCI bus.
A54	SERR#	I/O/ OD	System Error. Asserted for hardware error conditions such as parity errors detected in DRAM.
A55	PERR#	I/O	Parity Error. For PCI operation per exception granted by PCI 2.1 Specification.
A57	PME#	OD	Power management event.
A59	LOCK#	I/O	Lock Resource Signal. This pin indicates that either the PCI master or the bridge intends to run exclusive transfers.
A60	DEVSEL#	I/O	Device Select. When the target device has decoded the address as its own cycle, it will assert DEVSEL#.
A61	TRDY#	I/O	Target Ready. This pin indicates that the target is ready to complete the current data phase of a transaction.
A63	IRDY#	I/O	Initiator Ready. This signal indicates that the initiator is ready to complete the current data phase of a transaction.
A64	STOP#	I/O	Stop. This signal indicates that the target is requesting that the master stop the current transaction.
A65	FRAME#	I/O	Cycle Frame of PCI Buses. This indicates the beginning and duration of a PCI access.
A93	PCIRST#	O	PCI Bus Reset. This is an output signal to reset the entire PCI Bus. This signal is asserted during system reset.
A97,98,95,96	INT[A.D]	OD	PCI interrupts from CPU-PCI bridge.

6.1.2 Design Guidelines

6.1.2.1 Differences among PCI Slots

Most PCI signals are connected in parallel to all the slots (or devices). The exceptions are the following pins from each slot or device:

IDSEL	: Connected (through resistor) to a different AD line for each slot.
CLK	: Connected to a different SOM-ETX PCI clock signal for each slot.
INTA#~ INTD#	: Connected to a different SOM-ETX interrupt signal for each slot.
REQ#	: Connected to a different SOM-ETX request signal for each slot, if used.
GNT#	: Connected to a different SOM-ETX grant signal for each slot, if used.

Each signal connects differently for each of the four possible slots or devices as summarized in the following PCI Slots/Devices table 6.2.

Table 6.2 Carrier PCI Slots/Devices Interrupt Routing Table				
SOM-ETX	PCI Slot 1	PCI Slot 2	PCI Slot 3	PCI Slot 4
AD19 (X1 Pin 73)	IDSEL	-	-	-
AD20 (X1 Pin 75)	-	IDSEL	-	-
AD21 (X1 Pin 78)	-	-	IDSEL	-
AD22 (X1 Pin 77)	-	-	-	IDSEL
INTA# (X1 Pin 97)	INTA#	INTD#	INTC#	INTB#
INTB# (X1 Pin 98)	INTB#	INTA#	INTD#	INTC#
INTC# (X1 Pin 95)	INTC#	INTB#	INTA#	INTD#
INTD# (X1 Pin 96)	INTD#	INTC#	INTB#	INTA#




Figure 6-1 Routing PCI Slot/Device CSB Interrupt

Due to different system configurations, IRQ line routing to the PCI slots should be made to minimize the sharing of interrupts between both internal chipset functions and PCI functions. However, the INTA# pin of the device should not necessarily be connected to the SOM-ETX INTA# signal. Refer to Chapter 2.X.X System Interrupt for the details.

6.1.2.2 PCI Clock and Clock Skew

The trace length for all PCI clocks should be matched and controlled. PCI clock routes should be separated as far from other signal traces as possible. PCI clock signals should be routed as controlled-impedance traces, with trace impedance 55 Ohm . Only one PCI device or slot should be driven from each SOM-ETX PCI clock output.

The maximum allowable clock skew is 2 ns. This specification applies not only at a single threshold point, but at all points on the clock edge that fall in the switching range. The maximum skew is measured between any two components rather than between connectors. To correctly evaluate clock skew, the system designer must take into account clock distribution on the add-in card.

Table 6.3 Clock Skew Parameters

Symbol	3.3V Signaling	5V Signaling	Units
Vtest	0.4Vcc	1.5	V
Tskew	2(max)	2(max)	ns




Figure 6-2 Clock Skew Diagram

6.1.2.3 Non-necessary Signals for Individual PCI device

A PCI device implemented directly on the baseboard uses a subset of the signals shown on the slot connector. Some pins on the slot connector are used for slot and PCI card management functions and are not necessary for the operation of the PCI device itself.

An individual PCI device will not have pins REQ64, ACK64,M66EN, PRSNT1, PRSNT2, SDONE, SBO#, or the reserved pins. Most devices do not implement the test pins TCK, TDO, TDI, TMS, and TRST. Most PCI devices use INTA# only and do not have a connection for INTB#, INTC# or INTD#.

6.1.2.4 Carried Board PCI slots Power Requirements

All PCI connectors require four power rails: +5V, +3.3V, +12V, and -12V. Systems that provide PCI connectors are required to provide all four rails in every system with the current budget. Systems may optionally supply 3.3Vaux power. Systems that do not support PCI bus power management must treat the 3.3Vaux pin as reserved. There are no specific system requirements for current per connector on the 3.3V and 5V rails; this is system dependent. Note that an add-in card must limit its total power consumption to 25 watts (from all power rails). The system provides a total power budget for add-in cards that can be distributed between connectors in an arbitrary way. The PRSNTn# pins on the connector allow the system to optionally assess the power demand of each add-in card and determine if the installed configuration will run within the total power budget.

Table 6.4 Maximum Add-in Card Loading via Each Power Rail	
Power Rail	Add-in card
3.3V+/-0.3V	7.6A Max (System dependent)
5V+/-5%	5A Max (System dependent)
12V+/-5%	500mA Max.
-12V+/-5%	100mA Max.

6.1.2.5 SOM-ETX PCI interface supply voltage

SOM-ETX PCI interface is 3.3V signaling environment but have 5V tolerance of I/O signals. If a universal PCI connector be used at carried board, a jumper design to select Vio for 5V and 3.3V is necessary. Otherwise, the suitable Vio voltage should be designed for 5V or 3.3V connector.

Table 6.5 Add-in Card Supplied Power Selection

Symbol	3.3V Connector	5V Connector	Universal Connector
Vio	3.3V	5V	Jumper select

Note:


1. Notice the riser card supply voltage type and do not plug in the wrong supply voltage type connector. If the universal connector be used , make sure the Vio jumper setting is correct when plug in the riser card.
2. Advantech demo carried board provides the 5V connector and 5V Vio for PCI slots. Plug in a 3.3V riser card in wrong direction will cause the carried board or riser card damage.

6.1.3 Layout Guidelines

The following represents a summary of the routing guidelines for the PCI devices. Simulations assume that PCI cards follow the PCI Local Bus Specification, Revision 2.2, trace length guidelines.

6.1.3.1 PCI Bus Layout Example With IDSEL

The following guidelines apply to platforms with nominal impedances of $55\ \Omega \pm 10\%$.



PCI AD Bus should be routed as daisy chain to PCI expansion slots

Figure 6-3 PCI Bus Layout Example with IDSEL

Table 6.6 PCI Data Signals Routing Summary						
Trace Impedance	PCI Routing Requirements	Topology	Maximum Trace Length(unit: inch)			
			L1	L2	L3	L4
55 Ohm 10%	6 mils width, 6 mils spacing (based on stackup assumptions)	2 Slots W1 = W2 = 0.5 inches, R_IDSEL = 22 to 33.	10	1.0		
		3 Slots W1 = W2 = 0.5 inches, R_IDSEL = 22 to 33.	10	1.0	1.0	
		4 Slots W1 = W2 = 0.5 inches, R_IDSEL = 22 to 33.	10	1.1	1.1	1.1

6.1.3.2 PCI Clock Layout Example




Figure 6-4 PCI Clock Layout Example

Table 6.7 PCI Clock Signals Routing Summary				
Trace Impedance	PCI Routing Requirements	Topology	Maximum trace Length	Damping Resistor
55 Ohm 10%	6 mils width, 50 mils spacing (based on stackup assumptions)	2~4 Devices	W1:0.5 inch W2:5 inch W3(a,b,c,d):15 inch W4:0.5 inch W5:as long as need	R1: 33 ohm R2: 33 ohm

Note:

Clocks skew between PCI slots/devices should be less than 2ns@33MHz and 1ns@66MHz. The recommend value of the clock trace tolerance of W3(a,b,c,d) is 5 inch(Max).

6.1.4 Application Notes

6.1.4.1 REQ/GNT

These signals are used only by bus-mastering PCI devices. Most SOM-ETX modules do not have enough REQ/GNT pairs available to support a bus-mastering device at every slot position. A PCI arbiter design is recommended when extra REQ/GNT pairs are required. Figure 6.5 show the example design for PCI arbiter :




Figure 6-5 Design Example PCI Arbiter

If there are less than four REQ/GNT pairs available for external devices, they will be assigned starting with the REQ0#/GNT0# pair. Therefore, external bus-mastering devices should be placed in the lowest numbered slot positions and non-bus mastering devices should be placed in the highest-numbered slot positions. Refer to Chapter 2.X.X REQ/GNT for the details

6.1.4.2 PC104-Plus Connector

If a PC104-Plus connector is used, the same signals are attached to the connector but the pin numbers differ because of the different connector type. See the PC/104-Plus Specification Version 1.0, February 1997, PC/104 Consortium (www.pc104.org) for details.

6.2 Universal Serial Bus (USB)

The Universal Serial Bus (USB) provides a bi-directional, isochronous, hot-attachable Plug and Play serial interface for adding external peripheral devices such as game controllers, communication devices and input devices on a single bus. SOM-ETX modules provide four USB1.1 port.

USB stands for Universal Serial Bus, an industry-standard specification for attaching peripherals to a computer. It delivers high performance, the ability to plug in and unplug devices while the computer is running, great expandability, and a wide variety of solutions.

6.2.1 Signal Description

Table 6.8 shows SOM-ETX USB signals, including pin number, signals, I/O, power plane, terminal resistors, damping resistors and descriptions.

Table 6.8 USB Signals Description

Pin	Signal	I/O	Description
A88 A76	USB0 USB0#	I/O	Universal Serial Bus Port 0. These are the serial data pair for USB Port 0. USB0--positive signal. USB0#--negative signal.
A92 A80	USB1 USB1#	I/O	Universal Serial Bus Port 1. These are the serial data pair for USB Port 1. USB1--positive signal. USB1#--negative signal.
A66 A58	USB2 USB2#	I/O	Universal Serial Bus Port 2. These are the serial data pair for USB Port 2. USB2--positive signal . USB2#--negative signal.
A72 A62	USB3 USB3#	I/O	Universal Serial Bus Port 3. These are the serial data pair for USB Port 3. USB3--positive signal. USB0#--negative signal.
D19	USBOC#	I	Over current detect input. This pin is used to monitor the USB power over current. Pull with open collector to GND if over-current is detected.

6.2.2 Design Guideline

Figure 6.6 shows USB connections for SOM-ETX USB signals. For ESD and EMS protection please integrate the parts on your baseboard.




Figure 6-6 USB Connections

6.2.2.1 Low ESR Capacitor

You can hot plug USB devices. In fact, this is one of the virtues of USB relative to most other PC interfaces. The design of the USB power-decoupling network must absorb the momentary current surge from hot plugging an un-powered device. Reducing these values is not recommended. These capacitors should be low ESR, low inductance.

6.2.2.2 ESD or EMI suppression components

The following guidelines apply to the selection and placement of common mode chokes and ESD protection devices. Some USB designs will need additional ESD or EMI suppression components on the USB data lines. These are most effective when they are placed near the external USB connector and grounded to a low-impedance ground plane. SOM-ETX modules vary in the number of USB ports that are implemented. Two ports are typical. Some SOM-ETX modules implement three or four ports. If the application needs more than two USB ports, a low cost USB hub IC can be integrated onto the baseboard and connected to the USB0 or USB1 ports on the SOM-ETX module. This provides a larger number of USB ports regardless of which SOM-ETX module is in use.

A design may include a common mode choke footprint to provide a stuffing option in the event the choke is needed to pass EMI testing. Figure 6.7 shows the schematic of a typical common mode choke and ESD suppression components. The choke should be placed as close as possible to the USB connector signal pins.




Figure 6-7 Common Mode Choke

Note:

ESD protection and common mode chokes are only needed if the design does not pass EMI or ESD testing. Footprints for common mode chokes and/or ESD suppression components should be included in the event that a problem occurs (General routing and placement guidelines should be followed).

6.2.3 Layout Guideline

6.2.3.1 Differential pairs

The USB data pairs (USB0 and USB0#) should be routed on the baseboard as differential pairs, with a differential impedance of 90 Ohms. PCB layout software usually allows determining the correct trace width and spacing to achieve this impedance, after the PCB stack-up configuration is known.

As per usual differential pair routing practices, the two traces of each USB pair should be matched in length and kept at uniform spacing. Sharp corners should be avoided. At the SOM-ETX module and connector ends of the routes, loop areas should be minimized. USB data pairs should be routed as far from other signals as possible.




Figure 6-8 USB Layout Guidelines

6.2.3.2 Over Current Protection

Over current protection on external USB power lines is required to prevent faults in external USB devices or cables from causing hardware damage and/or crashing the system. The USB0C# signal is used to signal over current conditions to the system

hardware and software. Note that over current protection devices typically allow relatively high currents to flow for brief periods before the current is limited or interrupted. The system power supply must be able to provide these high currents while maintaining output regulation, or else the SOM-ETX module or other system components may malfunction.

In case a simple resettable fuse (like shown on the reference schematic) does not switch off fast enough, over current caused by an external USB device may impact the baseboards internal power supply. In this case we recommend using active protection circuits available from various vendors. These devices may be used for a per port protection of the USB power lines and allow direct connection to the USBOC# signal.




Figure 6-9 Over-Current Circuit

6.2.3.3 Crossing a plane split

The mistake shown here is where the data lines cross a plane split. This causes unpredictable return path currents and would likely cause a signal quality failure as well as creating EMI problems.




Figure 6-10 Violation of Proper Routing Techniques

6.2.3.4 Stubs

A very common routing mistake is shown in Figure 6.11. Here the designer could have avoided creating unnecessary stubs by proper placement of the pull down resistors over the path of the data traces. Once again, if a stub is unavoidable in the design, no stub should be greater than 200 mils. Here is another example where a stub is created that could have been avoided. Stubs typically cause degradation of signal quality and can also affect EMI.




Figure 6-11 Creating Unnecessary Stubs

6.3 Audio Codec 97(AC'97)

SOM-ETX provides an AC'97 CODEC which are compliant to AC'97 rev.2.1 or above from INTEL Audio Codec '97 Specification. Signals from SOM-ETX AC'97 CODEC include three type audio connections, AUXAL/AUXAR referring to line-in pair, SNDL/SNDR referring to line-out pair, and MIC referring to microphone. They can connect to standard phone-jack, such as line-in, line-out and mic-in respectively.

6.3.1 Signal Description

Table 6.9 shows SOM-ETX Audio bus signal, including pin number, signals, I/O, power plane, and descriptions.

Table 6.9 Audio Signals Description			
Pin	Signal	I/O	Description
A38	AUXAL	I	Auxiliary A input left. Normally intended for connection to an internal or external CDROM analog output or a similar line-level audio source. Minimum input impedance is 5KOhm. Nominal input level is 1 volt RMS.
A42	AUXAR	I	Auxiliary A input right. Normally intended for connection to an internal or external CDROM analog output or a similar line-level audio source. Minimum input impedance is 5KOhm. Nominal input level is 1 volt RMS.
A40	MIC	I	Microphone input. Minimum input impedance is 5KOhm, max. Input voltage is 0.15 Vp-p.
A46	SNDL	O	Line-level stereo output left. These outputs have a nominal level of 1 volt RMS into a 10K Impedance load. These outputs cannot drive low-impedance speakers directly.
A50	SNDR	O	Line-level stereo output right. These outputs have a nominal level of 1 volt RMS into a 10K impedance load. These outputs cannot drive low-impedance speakers directly.
A44	ASVCC	P	Analog supply voltage for sound controller. This is an output which is used for production test
A48	ASGND	P	Analog ground for sound controller. Use this signal ground for an external amplifier in order to achieve lowest audio noise levels.

6.3.2 Design Note

Figure 6.12 shows the connections for SOM-ETX audio signal. We will talk about the design notes of AUXAL/AUXAR, SNDL/SNDR, and MIC respectively in sections below. In additional, all AC-coupling capacitor have been implement on SOM module.




Figure 6-12 Audio Connctions

6.3.2.1 AUXA (line in) and SND (line out)

The AUXA (line in) and SND (line out) signals are AC-coupled and have a maximum signal level of approximately 1Vrms. Audio sources connected to line inputs are having capability of driving an external amplifier on the audio line out signals. On the other hand, headphone or speakers that connected to line outputs are also capable to drive an external audio power amplifier.

Table 6.10 Audio CODEC Specifications			
AC'97 CODEC	AC'97 Compliance	Full Scale Input/Output Voltage(AUXA/SND)	Nominal Input /Output Impedance
Realtek ALC202	AC'97 V.2.2	1.2/1.1 Vrms	64k/280 ohm
Realtek ALC201	AC'97 V.2.2	1.2/1.1 Vrms	32k/200 ohm
ESS ES1989 Allegro	AC'97 V.2.1	1.0/1.0 Vrms	22k/200 ohm
Analog Device AD1881A	AC'97 V.2.1	1.0/1.0 Vrms	20k/500 ohm

6.3.2.2 MIC (microphone input)

The MIC (microphone input) is intended for a monaural microphone.

6.3.2.3 Amplifier

Because SNDL/SNDR (line-out signal) are true line-out signals and cannot drive a low impedance speaker directly, it is recommended to add an extra audio power amplifier to these signals on the baseboard.

In SOM-DB4400 baseboard, we use LM4880 audio power amplifier to meet these requirement, which provides dual 250mW for each channel.

For applications that require a stereo microphone or higher quality microphone audio, the same as SNDL/SNDR, an external microphone preamplifier should be implemented on the baseboard and connected to the AUXAL/AUXAR inputs. If the AUXAL/AUXAR inputs are connected to the audio output from a CD-ROM drive, shielded cables should be used.

6.3.3 Layout Guideline

6.3.3.1 Analog Ground

The X1 connector has an audio ground pin (ASGND, pin 48) that should be connected to an analog ground plane underneath the audio amplifier circuits or the audio input/output jacks. This plane should be isolated from the digital circuitry ground plane by a 60 to 100 mil gap. Notice this analog ground plane should be implemented at all layers underneath the audio amplifier circuits or the audio input/output jacks (See Figure 6.13). The audio grounds from the CD-ROM audio cable should be connected to ASGND rather than to digital ground to minimize noise.




Figure 6-13 Audio Layout Guidelines

6.3.3.2 Digital and Analog Signals Isolation

Analog audio signals and other digital signals should be routed as far as possible from each other. All audio circuits require careful PCB layout and grounding to avoid picking up digital noise on audio-signal lines.

6.3.3.3 EMI Consideration

Any signals entering or leaving the analog area must cross the ground split through bead in the area where the analog ground is attached to the main motherboard ground. That is, no signal should cross the split/gap between the ground planes, which would cause a ground loop, thereby greatly increasing EMI emissions and degrading the analog and digital signal quality.

6.3.3.4 Analog Power and Signals Routing

Note that analog power and signal traces should be routed over the analog ground plane.

6.4 ISA-Bus

SOM-ETX provides ISA bus for traditional applications.

6.4.1 Signal Description

Table 6.11 shows SOM-ETX ISA bus signal, including pin number, signals, I/O, and descriptions.

Table 6.11 ISA Bus Signals Description			
Pin	Signal	I/O	Description
-	SD[0..15]	I/O	These signals provide data bus bits 0 to 15 for any peripheral devices. All 8-bit devices use SD0[0..7] for data transfers. 16-bit devices use SD[0..15]. To support 8-bit devices, the data on SD[8..15] is gated to SD[0..7] during 8-bit transfers to these devices. 16-bit CPU cycles will be automatically converted into two 8-bit cycles for 8-bit peripherals.
-	SA[0..19]	I/O	Address bits 0 through 15 are used to address I/O devices. Address bits 0 through 19 are used to address memory within the system. These 20 address lines, in addition to LA[17..23] allow access of up to 16MB of memory. SA[0..19] are gated on the ISA-bus when BALE is high and latched on to the falling edge of BALE.
B37	SBHE#	I/O	Bus High Enable indicates a data transfer on the upper byte of the data bus SD[8..15]. 16-bit I/O devices use SBHE# to enable data bus buffers on
B42	BALE	O	BALE is an active-high pulse generated at the beginning of any bus cycle initiated by a CPU module. It indicates when the SA[0..19], LA17.23, AEN, and SBHE# signals are valid.
B82	AEN	O	AEN is an active-high output that indicates a DMA transfer cycle. Only resources with a active
B19	MEMR#	I/O	MEMR# instructs memory devices to drive data onto the data bus. MEMR# is active for all memory read cycles.
B80	SMEMR#	O	SMEMR# instructs memory devices to drive data onto the data bus. SMEMR# is active for memory read cycles to addresses below 1MB.
B17	MEMW#	I/O	MEMW# instructs memory devices to store the data present on the data bus. MEMW# is active for all memory write cycles.
B86	SMEMW#	O	SMEMW# instructs memory devices to store the data present on the data bus. SMEMW# is active for all memory write cycles to address below 1MB.
B74	IOR#	I/O	I/O read instructs an I/O device to drive its data onto the data bus. It may be driven by the CPU or by the DMA controller. IOR# is

			inactive (high) during refresh cycles.
B76	IOW#	I/O	I/O write instructs an I/O device to store the data present on the data bus. It may be driven by the CPU or by the DMA controller. IOW# is inactive (high) during refresh cycles.
B97	IOCHK#	I	IOCHK# is an active-low input signal that indicates that an error has occurred on the module bus. If I/O checking is enabled on the CPU module, an IOCHK# assertion by a peripheral device sends a NMI to the processor.
B81	IOCHRDY	I/O	The I/O Channel Ready is pulled low in order to extend the read or write cycles of any bus access when required. The CPU, DMA controllers or refresh controller can initiate the cycle. Any peripheral that cannot present read data or strobe in write data within this amount of time use IOCHRDY to extend these cycles. This signal should not be held low for more than 2.5 μ s for normal operation. Any extension to more than 2.5 μ s does not guarantee proper DRAM memory content due to the fact that memory refresh is disabled while IOCHRDY is low.
B34	IO16#	I	The IO16# signal determines when a 16-bit to 8-bit conversion is needed for I/O bus cycles. A conversion is done any time the CPU module requests a 16-bit I/O cycle while the IO16# line is high. If IO16# is high, 16-bit CPU cycles are automatically converted on the bus into two 8-bit cycles. If IO16# is low, an access to peripherals is done at 16 bit width.
B38	M16#	I/O	The M16# signal determines when a 16-bit to 8-bit conversion is needed for memory bus cycles. A conversion is done any time the CPU module requests a 16-bit memory cycle while the M16# line is high. If M16# is high, 16-bit CPU cycles are automatically converted on the bus into two 8-bit cycles. If M16# is low, an access to peripherals is done 16 bits wide.
B62	REFSH#	I/O	REFSH# is pulled low whenever a refresh cycle is initiated. A refresh cycle is activated every 15.6 μ s in order to prevent loss of DRAM data.
B90	NOWS#	I	The Zero wait state signal tells the CPU to complete the current bus cycle without inserting the default wait states. By default the CPU inserts 4 wait states for 8-bit transfers and 1 wait state for 16-bit transfers.
B6	MASTER#	I	This signal is used with a DRQ line to gain control of the system bus. A processor or a DMA controller on the I/O channel may issue a DRQ to a DMA channel in cascade mode and receive a DACK#. Upon receiving the DACK#, a bus master may pull MASTER# low, which will allow it to control the system address, data and control lines. After MASTER# is low, the bus master must wait one system clock period before driving the address and data lines, and two clock periods before issuing a read or write command. If this signal is held low for more than 15 μ s, system memory may be lost as memory refresh is disabled during this process.
B60	SYSCLK	O	SYSCLK is supplied by the CPU module and has a nominal frequency of about 8 MHz with a duty cycle of 40-60 percent. The frequency supplied by different CPU modules may vary. This signal is supplied at all times except when the CPU module is in sleep mode.
B40	OSC	O	OSC is supplied by the CPU module. It has a nominal frequency of 14.31818 MHz and a duty cycle of 40-60 percent. This signal is supplied at all times except when the CPU module is in sleep mode.
B98	RESETDRV	O	This active-high output is system reset generated from CPU modules. It is responsible for resetting external devices.

B20,64,9 1,70,16,1 2,8	DREQ[0,1 ,2,3,5,6,7]	I	The asynchronous DMA request inputs are used by external devices to indicate when they need service from the CPU modules DAM controllers. DREQ0..3 are used for transfers between 8-bit I/O adapters and system memory. DREQ5..7 are used for transfers between 16-bit I/O adapters and system memory. DRQ4 is not available externally. All DRQ pins have pull-up resistors on the CPU modules.
B22,66,4 6,72,18,1 4,10	DACK[0,1, 2,3,5,6,7]#	O	DMA acknowledge 0..3 and 5.7 are used to acknowledge DMA requests. They are active-low.
B44	TC	O	The active-high output TC indicates that one of the DMA channels has transferred all data.
-	IRQ[3..7,9 ,15]	I	These are the asynchronous interrupt request lines. IRQ0, 1, 2 and 8 are not available as external interrupts because they are used internally on the CPU module. All IRQ signals are active-high. The interrupt requests are prioritized. IRQ9 through IRQ12 and IRQ14 through IRQ15 have the highest priority (IRQ9 is the highest). IRQ3 through IRQ7 have the lowest priority (IRQ7 is the lowest). An interrupt request is generated when an IRQ line is raised from low to high. The line must be held high until the CPU acknowledges the interrupt request (interrupt service routine).

6.4.2 Design Guideline

6.4.2.1 Interrupt and DMA signals

Eight-bit ISA devices will not need the signals on the lower part of the connector (the C and D pin numbers), but the additional interrupts and DMA channels available on this part of the connector will make system configuration more flexible.

Many ISA devices already contain a plug-and-play matrix that allows routing internal interrupt or DMA requests to most of the possible destinations on the ISA bus. For simpler devices, which do not implement internal interrupt and DMA routing, it is often worthwhile to provide jumper blocks or resistor options.

These mechanical switching arrangements allow changing the devices interrupt and DMA assignments in case a resource conflict arises later in the development of the system.

ISA devices generally are not able to share interrupts. Because of this, ISA device drivers are rarely written with interrupt sharing in mind. Systems with many ISA devices tend to run out of interrupt lines. Solving this problem can require specialized software and hardware.

6.4.2.2 ISA vs. Other Buses

Personal computer manufacturers are eliminating the ISA bus from new products. Although this action will not have an immediate impact on embedded applications, there is a clear trend to migrate ISA bus functions to the PCI bus or to other interfaces such as USB.

These newer interfaces are more efficient than the ISA bus and easier for operating systems to manage. They also have fewer resource limitations. Designers should consider PCI and USB as alternatives to new ISA bus implementations, or as an eventual upgrade path from ISA designs.

6.4.3 Layout Guideline

6.4.3.1 ISA BUS necessary Pull up resistors location

All necessary pull up resistors were implemented in SOM-ETX. CSB do not need to consider terminate resistors design.




Figure 6-14 ISA BUS Necessary Pull-up Resistors Location

6.5 VGA

SOM-ETX provides analog display signals. There are three signals -- red, green, and blue -- that send color information to a VGA monitor. These three signals each drive an electron gun that emits electrons which paint one primary color at a point on the monitor screen. Analog levels between 0 (completely dark) and 0.7 V (maximum brightness) on these control lines tell the monitor what intensities of these three primary colors to combine to make the color of a dot (or pixel) on the monitor's screen.

6.5.1 Signal Description

Table 6.12 shows SOM-ETX VGA signals, including pin number, signals, I/O, power plane, terminal resistors, damping resistors and descriptions.

Table 6.12 VGA Signals Description			
Pin	Signal	I/O	Description
C3	R	O	Red analog video output signal for CRT monitors. It should be terminated with 150 ohms to ground at the video connector.
C6	G	O	Green analog video output signals for CRT monitors. It should be terminated with 150 ohms to ground at the video connector.
C4	B	O	Blue analog video output signals for CRT monitors. It should be terminated with 150 ohms to ground at the video connector.
C5	HSY	O	Horizontal Sync: This output supplies the horizontal synchronization pulse to the CRT monitor.
C7	VSX	O	Vertical Sync: This output supplies the vertical synchronization pulse to the CRT monitor.
C8	DDCK	I/O	These pin can be used for a DDC interface between the graphics controller chip and the CRT monitor
C10	DDDA	I/O	These pin can be used for a DDC interface between the graphics controller chip and the CRT monitor

6.5.2 Design Guideline

VESA standards require the DDC_PWR line. Some VGA monitor does not support the DDC standard. But we suggested that DDCK and DDDA signals must connect to CRT monitor. It can be used for plug and play, monitor-type detection when standard monitors are attached.




Figure 6-15 VGA Connections

6.5.3 Layout Guideline

6.5.3.1 RLC Components

The RGB outputs are current sources and therefore require 150-ohm load resistors from each RGB line to analog ground to create the output voltage (approximately 0 to 0.7 volts). These resistors should be placed near the VGA port (a 15-pin D-SUB connector). Serial ferrite beads for the RGB lines should have high frequency characteristics to eliminate relative noise. The 33-ohm series damping resistors for HSY and VSY should be placed near the D-SUB connector.




Figure 6-16 VGA Layout Guidelines

6.5.3.2 RGB Output Current Balance Path

Analog R, G and B (red, green and blue) traces should be designed to be as short as possible. Careful design, however, will allow considerable trace lengths with no visible artifacts. RGBGND is an "analog current balance path" for the RGB lines. In terms of layout, RGBGND should follow 2 traces that encapsulate the RGB traces all the way to the D-shell connector (VGA Port) and should not be tied to ground until connected to the Right Angle D-type connector.




Figure 6-17 RGB Output Layout Guidelines

6.6 LVDS/TTL LCD

6.6.1 Signal Description

Table 6.13 shows SOM-ETX LVDS and TTL LCD signals, including pin number, signals, I/O and descriptions. LVDS and TTL pins are multifunction.

Table 6.13 LVDS and TTL Signals Description			
Pin	Signal	I/O	Description
C30	TXCK+0	O	First LVDS differential Clock +
C32	TXCK-0		First LVDS differential Clock -
	LCDB5		TTL Blue Data 5
	LCDB4		TTL Blue Data 4
C35	TX+00	O	First LVDS differential Data0 +
C37	TX-00		First LVDS differential Data0 -
	LCDR1		TTL Red Data 1
	LCDR0		TTL Red Data 0
C36	TX+01	O	First LVDS differential Data1
C38	TX-01		First LVDS differential Data1
	LCDR3		TTL Red Data 3
	LCDR2		TTL Red Data 2
C31	TX+02	O	First LVDS differential Data2
C29	TX-02		First LVDS differential Data2
	LCDR5		TTL Red Data 5
	LCDR4		TTL Red Data 4
C25	TX+03	O	First LVDS differential Data3
C23	TX-03		First LVDS differential Data3
	LCDG1		TTL Green Data 1
	LCDG0		TTL Green Data 0
C41	TX+04	O	First LVDS differential Data4
C43	TX-04		First LVDS differential Data4
	LCDB6		TTL Blue Data 6
	LCDB7		TTL Blue Data 7
C13	TXCK+1	O	Second LVDS differential Clock
C11	TXCK-1		Second LVDS differential Clock
	LCDB1		TTL Blue Data 1
	LCDB0		TTL Blue Data 0
C24	TX+10	O	Second LVDS differential Data0
C26	TX-10		Second LVDS differential Data0
	LCDG3		TTL Green Data 3
	LCDG2		TTL Green Data 2
C17	TX+11	O	Second LVDS differential Data1
C19	TX-11		Second LVDS differential Data1
	LCDG5		TTL Green Data 5
	LCDG4		TTL Green Data 4
C18	TX+12	O	Second LVDS differential Data2
C20	TX-12		Second LVDS differential Data2
	FPVSYNC		Vertical Sync.
	FPHSYNC		Horizontal Sync
C14	TX+13	O	Second LVDS differential Data3
C12	TX-13		Second LVDS differential Data3
	LCDB3		TTL Blue Data 3
	LCDB2		TTL Blue Data 2
C42	TX+14	O	Second LVDS differential Data4
C44	TX-14		Second LVDS differential Data4
	LCDG6		TTL Green Data 6

	LCDG7		TTL Green Data 7
C09	DE	O	Data enable signal
C52	SHFCLK	O	Clock signal
C46	LCDON	O	Power enable signal
C44	BACKON#	O	Backlight enable signal

6.6.2 Design Guideline

Figure 6.18 and Figure 6.19 show LVDS LCD and TTL LCD connections. And Table 6.14 shows LVDS and TTL pin-out table.




Figure 6-18 LVDS LCD Connections




Figure 6-19 TTL LCD Connections

Note:

*All SOM-ETX TTL LCD signal level is 3.3V. For 5V signal level TTL LCD, Advantech suggests add a Buffer IC (e.g. 74AC374) to convert the signal level by power support voltage. If you need to support 3.3 and 5V level LCD, Buffer IC and 0 Ohm resistor co-layout is suggested.

*For detail circuit, please see the Advantech reference schematic.

Table 6.14 LVDS, TTL LCD Pin-out

Pin	Pin	LVDS	TTL	4450F	4450F	4451F	4451F	4470F	4472F	4472F	4475F	4475F	4481F
C37	LCD	TX-	R0	TX-	R0	TX-	R0	R0	TX-	R0	TX-	R0	TX-
C35	LCD	TX+	R1	TX+	R1	TX+	R1	R1	TX+	R1	TX+	R1	TX+
C38	LCD	TX-	R2	TX-	R2	TX-	R2	R2	TX-	R2	TX-	R2	TX-
C36	LCD	TX+	R3	TX+	R3	TX+	R3	R3	TX+	R3	TX+	R3	TX+
C29	LCD	TX-	R4	TX-	R4	TX-	R4	R4	TX-	R4	TX-	R4	TX-
C31	LCD	TX+	R5	TX+	R5	TX+	R5	R5	TX+	R5	TX+	R5	TX+
C23	LCD	TX-	G0		G0		G0	G0		G0		G0	TX-
C25	LCD	TX+	G1		G1		G1	G1		G1		G1	TX+
C26	LCD	TX-	G2		G2		G2	G2	TX-	G2	TX-	G2	TX-
C24	LCD	TX+	G3		G3		G3	G3	TX+	G3	TX+	G3	TX+
C19	LCD	TX-	G4		G4		G4	G4	TX-	G4	TX-	G4	TX-
C17	LCD	TX+	G5		G5		G5	G5	TX+	G5	TX+	G5	TX+
C44	BA		BA		BA		BA	BA		BACK		BACK	
C11	LCD	TXC	B0		B0		B0	B0	TXC	B0	TXC	B0	TXC
C13	LCD	TXC	B1		B1		B1	B1	TXC	B1	TXC	B1	TXC
C12	LCD	TX-	B2		B2		B2	B2		B2		B2	TX-
C14	LCD	TX+	B3		B3		B3	B3		B3		B3	TX+
C32	LCD	TXC	B4	TXC	B4	TXC	B4	B4	TXC	B4	TXC	B4	TXC
C30	LCD	TXC	B5	TXC	B5	TXC	B5	B5	TXC	B5	TXC	B5	TXC
C20	FPH	TX-	FPH		FPH		FPH	FPH	TX-	FPH	TX-	FPH	TX-
C18	FPV	TX+	FPV		FPV		FPV	FPV	TX+	FPV	TX+	FPV	TX+
C9	DE		DE		DE		DE	DE		DE		DE	
C52	SHF		SHF		SHF		SHF	SHF		SHF		SHF	
C46	LCD		LCD		LCD		LCD	LCD		LCD		LCD	

6.6.3 Layout Guideline




Figure 6-20 LVDS LCD Layout Guidelines

Note:

*Each LVDS channel is required to be length matched to within ± 20 mils of each other.




Figure 6-21 TTL LCD Layout Guidelines

6.7 IDE0/IDE1

SOM-ETX provides two IDE interface, IDE0/IDE1.

6.7.1 Signal Description

Table 6.15 shows SOM-ETX PCI IDE signals, including pin number, signals, I/O and descriptions.

Pin	Signal	I/O	Description
-	PIDE_D[0..15] SIDE_D[0..15]	I/O	Primary/ Secondary IDE ATA Data Bus. These are the Data pins connected to Primary Channel.
D38,40,36 D31,37,29	PIDE_A[0..2] SIDE_A[0..2]	O	IDE ATA Address Bus. These are the Address pins connected to Secondary Channel.
D32 D27	PIDE_CS#1 SIDE_CS#1	O	IDE Chip Select 1 for Channel 0. This is the Chip Select 1 command output pin to enable the IDE device to watch the Read/Write Command.
D30 D25	PIDE_CS#3 SIDE_CS#3	O	IDE Chip Select 3 for Channel 1. This is the Chip Select 3 command output pin to enable the IDE device to watch the Read/Write Command.
D56 D53	PIDE_DRQ SIDE_DRQ	I	IDE DMA Request for IDE Master. This is the input pin from the IDE DMA request to do the IDE Master Transfer. It will active high in DMA or Ultra-33 mode and always be inactive low in PIO mode.
D46 D43	PIDE_ACK# SIDE_ACK#	O	IDE_ACK# for IDE Master. This is the output pin to grant the IDE DMA request to begin the IDE Master Transfer in DMA or Ultra-33 mode.
D48 D45	PIDE_RDY SIDE_RDY	I	IDE Ready. This is the input pin from the IDE Channel to indicate the IDE device is ready to terminate the IDE command in PIO mode. The IDE device can de-assert this input (logic 0) to expand the IDE command if the device is not ready. In Ultra-33 mode, this pin has different functions. In read cycle, IDE device will drive this signal as Data Strobe (DSTROBE) to use by IDE Bus master to strobe the input data. In write cycles, this pin is used by IDE device to notify IDE Bus master as DMA Ready.
D52 D47	PIDE_IOR# SIDE_IOR#	O	IDE_IOR# Command. This is the IOR# command output pin to notify the IDE device to assert the Read Data in PIO and DMA mode. In Ultra-33 mode, this pin has different function. In read cycle, this pin is used by IDE-Bus-master to notify

			IDE device as DMA Ready . In write cycle, IDE Bus master will drive this signal as Data Strobe(DSTROBE) to use by IDE device to strobe the output data.
D54 D51	PIDE_IOW# SIDE_IOW#	O	IDE_IOW# Command. This is the IOW# command output pin to notify the IDE device that the available Write Data is already asserted by IDE-Bus-master in PIO and DMA mode. In Ultra-33 mode, this pin is driven by IDE-Bus-master to force IDE device to terminate current transaction. After receiving this input, IDE device will de-assert DRQ to STOP current transaction.
D44 D39	PIDE_INTRQ SIDE_INTRQ	I	Interrupt signal.
D98	HDRST#	O	Low active hardware reset (RSTISA inverted).
D28	DASP-S#0	O	Time-multiplexed, open collector output which indicates that a drive is active, or that a slave drive is present on Secondary IDE channel. Necessary for using IDE master/slave-mode on Secondary IDE channel. This signal is only used, if an SOM-ETX onboard IDE master exist.
D35	PDIAG-S	O	Output by the drive if it is configured in the slave mode; input to the drive if it is configured in the master mode. The signal indicates to a master that the slave has passed its internal Diagnostic command. Necessary for using IDE master/slave-mode on Secondary IDE channel. This signal is only used, if an SOM-ETX onboard IDE master exist.

6.7.2 Design Guideline

6.7.2.1 Design Considerations

Each IDE port can support two hard drives or other ATAPI devices. The two devices on each port are wired in parallel, which is accomplished by plugging both drives into a single flat ribbon cable equipped with two socket connectors. A jumper is typically manually set on each device to set it for master or slave operation. If two devices are used in the master/slave mode on the same IDE port, the DASP# pins of both devices must be connected together. Also, the PDIAG# pins of both devices must be connected together. These pairs of pins negotiate between the master and slave devices. The devices may not function correctly unless these pins are interconnected. If two devices are plugged into a single IDE cable, the cable will interconnect the pins properly. If the two devices on one port are integrated on the baseboard or plugged into separate connectors, care should be taken to tie the corresponding pins together. On a standard IDE connector, PDIAG# is Pin 34 and DASP# is Pin 39.




Figure 6-22 IDE Master/Slave Handshake Signals Connection

6.7.2.2 UDMA Support

Some SOM-ETX modules support UDMA 33 data transfer mode .If the advanced IDE data transfer modes such as UDMA 66 is required . These modes require a special 80-conductor IDE cable for signal integrity.

For UDMA 66 support. It's recommended the IDE bus and cable total length of carried board will not exceed 13 inch.




Figure 6-23 IDE Bus Trace on Carrier Board and Cable Length Limitation

6.7.2.3 IDE interface connections

All necessary pull up/down resistors be implemented on SOM module and do not need to implement on carried board.




Figure 6-24 IDE0/IDE1 Connections

6.7.2.4 Compact Flash Socket Implementation Notes

The Compact Flash (CF) card cannot be hot-plugged (changed while the system is powered). If hot-plug support is necessary, then a PCI-based CardBus controller chip can be integrated onto the baseboard and used to control the CF socket. The CF card can be configured as a slave device when CSEL signal be set as non-connection. If two CF cards (or a CF card and a hard drive) are used in the master/slave mode on the same IDE port, the DASP# pins of both devices must be connected. Also, the PDIAG# pins both devices also must be connected. These pins negotiate between the master and slave devices, and the devices may not function correctly unless these pins are interconnected. Because some SOM-ETX modules contain an onboard flash disk on the secondary IDE port, the DASP# and PDIAG# pins of that disk are brought to the SOM-ETX connector and must be connected to the same pins of any other secondary IDE device which is implemented in the system.

6.7.3 Layout Guideline

6.7.3.1 IDE data and strobes routing guideline

This section contains guidelines for connecting and routing the IDE interface. The SOM-ETX provides two independent IDE channels. This section provides guidelines for IDE connector cabling and carried board design. Additional external 0 Ω resistors can be incorporated into the design to address possible noise issues on the carried board. If used, these resistors should be placed close to the connector.

The IDE interface can be routed with 6-mil traces on 6-mil spaces (dependent upon stack-up parameters), and must be less than 10 inches long (from SOM-ETX connector to carried board IDE connector). Additionally, the maximum length difference between the data signals and the strobe signal of a channel is 450 mils.

Table 6.16 IDE Signal Groups		
Signal Group	Primary	Secondary
Data	PDD [15:0]	SDD[15:0]
Strobes	PDIOR# (write) PIORDY (read)	SDIOR# (write) SIORDY (read)

Table 6.17 IDE Routing Summary			
Trace Impedance	IDE Routing requirements	Max Trace length	IDE Signal length matching
55 Ω ± 10%	6 on 6 (Based on stack-up in chap 4)	inches	The two strobe signals must be matched within 100 mils of each other. The data lines must be within ± 450 mils of the average length of the two strobe signals

6.8 Ethernet

SOM-ETX supports the IEEE802.11b network interface and flexible dynamically loadable EEPROM algorithm. The network interface complies with the IEEE standard for 10BASE-T and 100Base-T, TX and T4 Ethernet interfaces.

6.8.1 Signal Description

Table 6.18 shows SOM-ETX ethernet signals, including pin number, signals, I/O, power plane, terminal resistors, damping resistors and descriptions.

Table 6.18 Ethernet Signals Description			
Pin	Signal	I/O	Description
D91 D93	LAN_RXD- LAN_RXD+	I I	Ethernet Receive Differential Pair. These pins receive the serial bit stream from the isolation transformer. The bit stream can be two-level (10BASE-T) or three-level (100BASE-TX) signals depending on the mode of operation.
D95 D97	LAN_TXD- LAN_TXD+	O O	Ethernet Transmit Differential Pair. These pins transmit the serial bit stream for transmission on the Unshielded Twisted Pair (UTP) cable. The current-driven differential driver can be two-level (10BASE-T) or three-level (100BASE-TX) signals depending on the mode of operation. These signals interface directly with an isolation transformer.
D10	LILED	O	The Link Integrity LED pin indicates link integrity. If the link is valid in either 10 or 100 Mbps, the LED is on; if link is invalid, the LED is off.
D12	ACTLED	O	The Activity LED pin indicates either transmit or receive activity. When activity is present, the activity LED is on; when no activity is present, the activity LED is off.
D14	SPEEDLED	O	The Speed LED pin indicates the speed. The speed LED will be on at 100 Mbps and off at 10 Mbps. However, this LED is not supported by every SOM-ETX serial board.

6.8.2 Design Guideline

6.8.2.1 Differential Pairs(TX,RX)

Route the transmit and receive lines on the input (SOM-ETX module) side of the coupling transformer on the baseboard PCB as differential pairs, with a differential impedance of 100 Ohms. PCB layout software allows determining the correct trace width and spacing to achieve this impedance after the PCB stack-up configuration is known.

The TXD, TXD# signal pair should be well separated from the RXD, RXD# signal pair. Both pairs should be well separated from any other signals on the PCB. The total routing length of these pairs from the SOM-ETX module to the Ethernet jack should be made as short as practical. If the baseboard layout doesn't care where the Ethernet jack is located, it should be placed close to the SOM-ETX module pins.




Figure 6-25 10/100M Ethernet Connections

6.8.2.2 Power Consideration and Ethernet LED

In general, any section of traces that is intended for use with high-speed signals should observe proper termination practices. Many board layouts remove the ground plane underneath the transformer and RJ45 jack to minimize capacitive coupling of noise between the plane and the external Ethernet cable.

And some RJ-45 including LED need 3.3 volts to drive link and action LEDs, so we need provide 3.3 volts on carrier board. Link and activity LED can be implemented by using the SOM-ETX module's LILED and ACTLED pins. These pins sink current and are intended for attachment to a LED cathode. The anode of the LED should be pulled to 3.3 volts through a resistor of 330 Ohms or greater.

6.8.3 Layout Guideline

6.8.3.1 Transformer

The transformer should be placed close to the RJ-45 connector to limit EMI emissions. Each differential pair of data signals of TX+/TX-, RX+/RX-, T+/T- and R+/R- is required to be parallel to each other with the same trace length on the component (top) layer and to be parallel to a respective ground plane. Four 49.9-ohm pull-down resistors for both RX+/- and TX+/- nets respectively are suggested being located as close to the transformer as possible.




Figure 6-26 Ethernet Layout Guidelines

6.8.3.2 Critical Dimensions

There are two critical dimensions that must be considered during the layout phase of an Ethernet controller. These dimensions are identified in Figure 6.27 as A and B. Distance A: Transformer to RJ45 (Priority 1). The distance labeled A should be given the highest priority in the backplane layout. The distance between the transformer module and the RJ45 connector should be kept to less than 1 inch of separation. The following trace characteristics are important and should be observed:

1. **Differential Impedance:** The differential impedance should be 100 ohms. The single ended trace impedance will be approximately 50 ohms; however, the differential impedance can also be affected by the spacing between the traces.
2. **Trace Symmetry:** Differential pairs (such as RXD and TXD) should be routed with consistent separation and with exactly the same lengths and physical dimensions (for example, width).

Distance B: SOM-ETX to Transformer (Priority 2)

Distance B from Figure 6.27 should also be designed to extend as short as possible between devices. The high-speed nature of the signals propagating through these traces requires that the distances between these components be closely observed.




Figure 6-27 Critical Dimensions

Other recommendations:

- Transmit signal traces between the SOM-ETX and transformer must be routed as differential pairs with 100Ω characteristic impedance between traces
- Should have a total trace length of less than one inch
- Receive signal traces between the SOM-ETX and transformer
- Must be routed as differential pairs with 100Ω characteristic impedance between traces
- Should have a total trace length of less than one inch
- Transmit signal traces between the transformer and RJ-45 jack must be routed as differential pairs with 100Ω characteristic impedance between traces
- Must have a total trace length of less than one inch
- Receive signal traces between the transformer and RJ-45 jack
- Must be routed as differential pairs with 100Ω characteristic impedance between traces
- Must have a total trace length of less than one inch
- Never use 90° traces. Use 45° angles or radius curves in traces.
- Route differential Tx and Rx pairs near together (max 0.01-inch separation with 0.01-inch traces).

- Trace lengths must always be as short as possible (must be less than 1 inch).
- Make trace lengths as equal as possible.
- Keep Tx and Rx differential pair's routes separated (at least 0.02-inch separation). Better to separate with a ground plane.
- Avoid routing Tx and Rx traces over or under a plane. Areas under the Tx and Rx traces should be open.
- Use precision components in the line termination circuitry ~1 percent.

6.9 Serial Port(Com1/Com2)

SOM-ETX provides two serial ports, each are programmable of character lengths (5, 6, 7, 8), parity bit generation and detection (even, odd, or no parity bit), and baud rate generator. Different INTs and I/O addresses are also selectable if BIOS supports.

6.9.1 Signal Description

Table 6.19 shows SOM-ETX Serial bus signals, including pin number, signals, I/O, power plane, terminal resistors, damping resistors and descriptions.

Table 6.19 Serial Bus Signals Description

Pin	Signal	I/O	Description
C87	DTR#1	O	Data Terminal Ready. An active low signal informs the modem or data set that controller is ready to communicate.
C69	DTR#2	O	
C97	RI#1	I	Ring Indicator. An active low signal indicates that a ring signal is being received from the modem or data set.
C79	RI#2	I	
C95	TXD1	O	Serial Output. Used to transmit serial data out to the communication link.
C77	TXD2	O	
C83	RXD1	I	Serial Input. Used to receive serial data through the communication link.
C63	RXD2	I	
C93	CTS#1	I	Clear To Send. An active low signal notifies the UART when the modem is ready to receive data.
C75	CTS#2	I	
C85	RTS#1	O	Request To Send. An active low signal informs the modem or data set that the controller is ready to send data.
C67	RTS#2	O	
C89	DCD#1	I	Data Carrier Detect. An active low signal indicates the modem or data set has detected a data carrier.
C71	DCD#2	I	
C91	DSR#1	I	Data Set Ready. An active low signal indicates the modem or data set is ready to establish a communication link.
C73	DSR#2	I	

6.9.2 Design Note

All COM Port transmitters are added on the carrier board. For designing the function of wake on Modem you must diode-OR the RI# signal to the connector X4-D26 “RINGWAKE#”.




Figure 6-28 Serial Bus Connections

6.9.3 Layout Guideline

Sometimes in order to avoid EMI issue, we often separate ground to frame ground(I/O ground). Adding bead and capacitor to baseboard is necessary.




Figure 6-29 Serial Bus Layout Guidelines

Notes:

1. The signals TXD, DTR #, RTS# are normally outputs, but are also used as straps during the system reset. No external pull-ups or pull downs needed on these lines, which may affect the system configurations.
2. Pull-up resistors are needed for unused input COM ports signals(DSR#, CTS#, RI#, DCD#). Here is an example for your reference:
Ex: use TXD and RXD only

6.10 LPT/Floppy

SOM-ETX generally supports either one parallel port or one Floppy drive. While the parallel port is used in parallel port mode, floppy disk support is not available via the parallel port. If both floppy drive and parallel port are needed, an external controller may be incorporated in the baseboard design

6.10.1 Signal Description

Table 6.20 shows SOM-ETX LPT/FDD signals, including pin number, signals, I/O, power plane, terminal resistors, damping resistors and descriptions.

Table 6.20 LPT/Floppy Signals Description

Pin	Signal	Type	I/O	Description
C55	STB#	LPT	OD	This active low pulse is used to strobe the printer data into the printer
		Floppy	-	None
C56	AFD#_DENSEL	LPT	OD	This active low output causes the printer to automatically feed one line after each line is printed
		Floppy	OD	Indicates whether a low (250/300Kb/s) or high (500/1000Kb/s) data rate has been selected
C80	PD0_INDEX#	LPT	OD	PD0
		Floppy	OD	This active low Schmitt Trigger input signal senses from the disk drive that the head is positioned over the beginning of a track, as marked by an index hole
C78	PD1_TRK0#	LPT	OD	PD1
		Floppy	OD	This active low Schmitt Trigger input signal senses from the disk drive that the head is positioned over the outermost track
C76	PD2_WP#	LPT	OD	PD2
		Floppy	OD	This active-low Schmitt Trigger input signal senses from the disk drive that a disk is write-protected
C74	PD3_RDATA#	LPT	OD	PD3
		Floppy	OD	The active-low, raw data read signal from the disk is connected here. Each falling edge represents a flux transition of the encoded data
C72	PD4_DSKCHG#	LPT	OD	PD4
		Floppy	OD	This disk interface input indicates when the disk drive door has been opened. This active-low signal is read from bit D7 of location base+
C68	PD5	LPT	OD	PD5
		Floppy	OD	None
C62	PD6_MOT0	LPT	OD	PD6
		Floppy	OD	These active-low outputs select motor drives 0
C58	PD7_DSA#	LPT	OD	PD7
		Floppy	OD	When set to 0, this pin enable disk drive A
C60	ERR#_HDSEL#	LPT	OD	This active low signal indicates an error situation at the printer
		Floppy	OD	This active low output determines which disk drive head is active. Low = Head 0, high (open) =Head 1
C64	INIT#_DIR#	LPT	OD	This active low signal is used to initiate the printer when low
		Floppy	OD	This active low output determines the direction of the head movement (low = step-in, high = step-out).
C70	SLIN#_STEP#	LPT	OD	This active low signal selects the printer
		Floppy	OD	This active low output signal produces a pulse at a software - programmable rate to move the head during a seek operation
C84	ACK#_DSB#	LPT	OD	This active low output from the printer indicates it has received the data and is ready to receive new data

		Floppy	OD	When set to 0, this pin enable disk drive B
C86	BUSY#_MOT1	LPT	OD	This signal indicates the printer is busy and not ready to receive new data
		Floppy	OD	These active-low outputs select motor drives 1
C88	PE_WDATA#	LPT	OD	This signal indicates that the printer is out of paper
		Floppy	OD	This active low output is a write-precompensated serial data to be written onto the selected disk drive. Each falling edge causes a flux change on the media
C90	SLCT_WGATE#	LPT	OD	This active high output from the printer indicates that it has power on
		Floppy	OD	This active-low, high-drive output enables the write circuitry of the selected disk drive
C51	LPT_FLPY#	-	I	This signal selects whether LPT or Floppy interface will be used with SOM-ETX-interface. The following signals are multifunctional and depending on level of signal LPT/FLPY# LPT-interface (LPT/FLPY#: nc., default) or Floppy-interface (LPT/FLPY#: low) will be used

6.10.2 Design Note

6.10.2.1 Parallel Port Implementation Notes

The pull-up resistors are not been implemented in all SOM modules, please refer to “layout check list” for detail. If the pull-up resistors are not been added-in, it should be designed on baseboard for the signals that needed. In additional, it also can use a PAC128404Q which includes pull-up, series termination, an EMI filter capacitor, and ESD protection for the capacitors to implement parallel port design.

The diode in the pull-up power path can be add so that a powered parallel port device (such as a printer) will not source current into the power plane of an un-powered SOM-ETX module. Such phantom powering could interfere with the proper operation of reset and power control circuits on the SOM-ETX module. If there is no possibility of the parallel device being powered while the SOM-ETX module is not, then the diode is unnecessary.




Figure 6-30 LPT Connections




Figure 6-31 Floppy Connections

6.10.2.2 Parallel Port and Floppy Multi-function Selection

SOM-ETX modules provide an LPT_FLPY# pin to select either parallel port or floppy functions. This pin has been pulled-up on SOM modules. If pull-low this pin on baseboard, it indicates to BIOS that the function of this multi-function port is now floppy. On the other hand, while this port is set to LPT port, this pin will leave on baseboard and pull-up by SOM modules. It is also able to select the port function by change the BIOS setting.

6.10.2.3 Floppy Drive Operation Over the Parallel Port Connector

SOM-ETX modules generally support one floppy drive attached to parallel-port pins. This is an alternative to the normal parallel port functionality. If the parallel port is used in parallel port mode, floppy disk support is not available via the parallel port. If floppy-disk support is needed, an external controller may be incorporated in the baseboard design.

The LPT_FLPY# signal will be sensed only at the beginning of system boot, so the dynamic switch between parallel-port and floppy is not available. In floppy use, the LPT_FLPY# signal must be grounded (default nc. for parallel-port use). If the parallel-port function is used occasionally, an alternative design is recommended to wire the carrier board connector as a standard 34-pin floppy connector and once the parallel-port function is needed, it can be provided via a 34-pin floppy to DB25 parallel-port cable.

6.10.2.4 Options for Simultaneous Floppy and Parallel Port Operation

If an application needs floppy and parallel-port functionality simultaneously, there are several alternatives for the designer to consider:

1. A super I/O chip may be added to the baseboard to implement a dedicated floppy controller. This is a low-cost option and is particularly attractive if the design also needs the additional serial or parallel ports in the super I/O chip. For the floppy interface to work properly, BIOS support will be necessary. Please consult Advantech regarding recommended super I/O device for this application.
2. An LS-120 drive may be used. LS120 drives are basically super floppies that connect to an IDE port. They can read conventional 3-1/2 inch floppy disks and special 120MB, high-density media. This is an attractive choice for many instrumentation applications in which floppies are used for routine operation but a means of transferring large data or program files is sometimes needed.
3. A USB floppy drive may be used. Most SOM-ETX module BIOS will support booting from a USB floppy. However, the operating system also may need to support USB devices to use a USB floppy after OS boot.
4. A PCI to parallel port controller may be added to the baseboard design to implement an IEEE1284 compliant printer port. In this case, the SOM-ETX module's LPT/Floppy interface will be used to connect the floppy drive. Vendors like Netmos and Oxford Semiconductor amongst others are manufacturing PCI to parallel port controllers.

6.10.3 Layout Guideline

6.10.3.1 EMI Consideration

I/Os like LPT ports/Floppy and COM ports should be physically isolation from digital circuitry, analog circuitry, and power and ground planes. This isolation prevents noise sources located elsewhere on the PCB from corrupting susceptible circuit. An example is power plane noise from digital circuits entering the power pins of analog devices, audio components, I/O filters and interconnects, and so on.

Each and every I/O port (or section) must have a partitioned ground/power plane. Lower frequency I/O ports may be bypassed with high-frequency capacitors located near the connectors.

Trace routing on the PCB must be controlled to avoid recouping RF currents into the cable shield. A clean ground must be located at the point where cables leave the system. Both power and ground planes must be treated equally, as these planes act as a path for RF return currents.

To implement a clean ground, use of a partition or moat is required. The clean area may be:

1. 100% isolated with I/O signals entering and exiting via an isolation transformer or an optical device.
2. Data line filtered.
3. Filtered through a high-impedance common-mode inductor (choke) or protected by a ferrite bead-on-lead component.

6.10.3.2 ESD Protection

PCB must incorporate protection against electrostatic discharge (ESD) events that might enter at I/O signal and electrical connection points. The goal is to prevent component or system failures due to externally sourced ESD impulses that may be propagated through both radiated and conducted mechanisms.

Several commonly used design techniques for ESD protection that may be implemented on a PC for high-level pulse suppression include the following:

1. High voltage capacitors. These disc-ceramic capacitors must be rated at 1500V (1 KV) minimum. Lower-voltage capacitors may be damaged by the first occurrence of an ESD pulse. This capacitor must be located immediately adjacent to the I/O connector.
2. TVS components. These are semiconductor devices specifically designed for transient voltage suppression applications. They have the advantage of a stable and fast time constant to avalanche, and a stable clamping level after avalanche.
3. LC filters. An LC filter is a combination of an inductor and a capacitor to ground. This constitutes a low-pass LC filter that prevents high-frequency ESD energy from entering the system. The inductor presents a high-impedance source to the pulse, thus attenuating the impulse energy that enters the system. The capacitor, located on the input side of the inductor will shunt high-frequency ESD spectral level components to ground. An additional benefit of this circuit combination is enhancement of radiated EMI noise suppression.

In addition, we also can use PAC1284 (California Micro Device) to implement both EMI prevention and ESD protection. An practical example of using PAC1284 to implement LPT port circuit is shown in figure 6.34.




Figure 6-32 Practical LPT Port Design




Figure 6-33 Practical Floppy Design




Figure 6-34 Practical LPT Port Design Using PAC1284

6.11 PS/2 Keyboard and Mouse

SOM-ETX provides both PS/2 keyboard and mouse functions.

6.11.1 Signal Description

Table 6.22 KB/MS Signals Description

Pin	Signal	I/O	Description
C96	KBCLK	O	Keyboard clock signal
C98	KBDAT	I/O	Bi-direction keyboard data signal
C92	MSCLK	O	Mouse clock signal
C94	MSDAT	I/O	Bi-direction mouse data signal

Remark : The pull-up resistors are not required on baseboard, and they are implemented in the SOM modules.

6.11.2 Design Recommendation

In general design concept, keyboard and mouse should far away from audio and VGA signal traces to avoid crosstalk.




Figure 6-35 Keyboard and Mouse Connections

6.11.3 Layout Guideline

According to general keyboard and mouse power specification, the traces of keyboard and mouse power trace should be route to afford 1A. The power can source from system power plane through a ferrite bead and then a fuse. A capacitor should be added behind and the ground of capacitor should place at keyboard/mouse ground. A practical schematic is shown in figure 6.36.




Figure 6-36 Practical KB/MS Circuit

6.11.4 EMI Consideration

To avoid EMI, the ground plane of keyboard/mouse connector, and other digital ground planes, power planes should be separated with an isolation moat, which is recommended to be at least 40 mils. These planes should be connected via screw holes to assure the completeness of ground plane.

More EMI consideration, please refer to 6.10.3.1.

6.11.5 ESD Protection

Please refer to section 6.10.3.2.

6.12 TV-Out

TV out display (TV DAC) interface consists of 4 output , TVSYNC ,Y,C,COMP which can be used in different combinations to support S-video or composite video.

6.12.1 Signal Description

Table 6.23 TV Signals Description

Pin	Signal	I/O	Description
C49	TVSYNC	O	Composite sync for SCART/PAL TVs that use the Euro AV connector. It is fed to the .video in. pin of this connector to provide a signal that the TV can overlay RGB data onto. This pin may also be used as a general I/O pin for controlling the video, or for other internal timing signals including HSYNC, VSYNC etc.
C48	Y	O	DAC Output: outputs either Y (Luminance) for S-Video, or Red for RGB Video (SCART).
C50	C	O	DAC Output: outputs either C (Color/Chrominance) for S-Video, or Green for RGB Video.
C47	COMP	O	DAC Output: outputs either Composite Video, or Blue for RGB Video.

6.12.2 Design Guideline

6.12.2.1 Termination resistor , output filter and ESD protection diodes of TV DAC output

There are four DAC output pins: DACA (COMP), DACB (C), DACC (Y), and DACD (TVSYNC). The components associated with these pins should be placed as close as possible to the TV encoders . The 75 ohm 1% output termination, output filter network are implemented at SOM-ETX module. To minimize the hazard of ESD from discharge of TV, a set of protection diodes (like BAT54S) is strongly recommended to use for each DAC output. This ESD protection diodes (like BAT54S) also be implemented at SOM-EXT and do not need to be considered in carried board.

The video output signals should overlay the ground plane and be separated by a ground trace, inductors and ferrite beads in series.




Figure 6-37 Two Composite and One S-Video Outputs




Figure 6-38 One Composite and One SCART Outputs

Note : Terminator resistor value may differ due to different TV encoders chip. However, the Termination resistor , output filter and ESD protection diodes be implemented at SOM-EXT. Carried board should keep the trace impedance equal 75 ohm.

6.12.3 Layout Guideline

6.12.3.1 TV DAC routing

The minimum spacing between each TV DAC signals is 40mils but 50 mils is preferred. A maximal amount of spacing should be used between each TV DAC signals as well as to all other toggling signals. This is to prevent crosstalk between the TV DAC signals and other toggling signals. The routing for each TV DAC signal should also be matched and balanced as much as possible. All TV DAC signals should be routed on the same layer, have a similar number of bends, same number of vias, etc. All routing should be done with ground referencing as well.




Figure 6-39 TV DAC Signal Routing Spacing

6.13 IrDA

SOM-ETX modules implement a single infrared (IR) port which can be either SIR protocol or ASK-IR protocol. The capabilities and implementation of the IR port vary among SOM-ETX modules and are presented in more detail in the user's guide for each module.

6.13.1 Signal Description

Table 6.24 IrDA Signals Description

Pin	Signal	I/O	Description
C59	IRRX	I	Infrared receive
C61	IRTX	O	Infrared transmit

6.13.2 Design Guideline

We can series to some ferrite bead to avoid EMI. Following examples are IR connector on digital ground or I/O ground.




Figure 6-40 IrDA Connections(IR connector on digital ground)




Figure 6-41 IrDA Connections(IR connector on I/O ground)

6.13.3 Layout Guideline

IR layout requirement is not restricted strictly. Because the IR frequency was not higher than other fast buses. So, the layout has low priority in layout procedure. One thing we can notice was the power layout trace width, 40mil trace can flow about 1A current.

6.14 Miscellaneous

6.14.1 Miscellaneous Signal Description

Table 6.25 Misc Signal Descriptions			
Pin	Signal	I/O	Description
D6	SPKER	O	This is the PC speaker output signal from SOM-ETX module. Please connect this signal to the speaker.
D8	BATT	I	3V backup cell input from carrier to SOM-ETX module for RTC operation and storage register non-volatility in the absence of system power. (BATT=2.4V-3.3V)
D16 D22	I2CCLK I2CDAT	O I/O	Clock and data line of I2C-Bus. Switched I/O-lines with approximate 10kHz. Do not use as multi-master. Intended for EEPROM support and other simple I/O-devices.
D23 D24	SMBCLK SMBDAT	O I/O	Clock and data line of SM-Bus. No standard signals, please contact your CPU board supplier for hard-and software support.
D4	PWGIN	I	High active input from carrier to SOM-ETX module for indicating that power supply is ready.
D3	VCCSB5V	P	Power supply input for internal Suspend circuit. Connect to 5V Stand by power if available from ATX power supply.
D5	PS-ON#	O	Remove All Circuit Power Except Internal Suspend Circuit. PS_ON will become active high to disable all the circuits except internal Suspend circuit. Connect to PS-On of your ATX power supply.
D7	PWRBTN#	I	Power Button Input. Connect with switch or open collector driver to GND for ATX power button function.
D21	EXTSMI#	I	External system-management-interrupt input. Please connect this signal to an external SMI event input on the SOM-ETX CPU module, then carrier board can doing a power management function. WDGACT# WatchDog active signal. This signal can reset the system
D89	RINGWAKE#	I	Wakeup signal from carrier board to SOM-ETX CPU module. Please connect this pin to a wakeup pin on the SOM-ETX CPU module.
D13	ROMCS#	I	Boot device chip select from SOM-ETX CPU module to the flash memory on the carrier board. For internal use only! Do not connect!
D15	EXT_ROMCS#	O	Boot device chip select from carrier board to SOM-ETX CPU module. For internal use only! Do not connect!
D20	GPCS	I	Pull high on carrier board to inform SOM module having external BIOS on the carrier board. For internal use only! Do not connect!

6.14.2 Speaker




Figure 6-42 Speaker Connections

The SPKR output from the SOM-ETX module is a CMOS level signal. It can control an external FET or logic gate that drives an external PC speaker. The SOM-ETX modules SPKR output should not be directly connected to either a pull-up or a pull-down resistor. The SPKR signal is often used as a configuration strap for the core chipset in SOM-ETX modules. A pull-up or pull-down on this signal can override the internal setting in the module and result in malfunction of the module.

6.14.3 Battery




Figure 6-43 Battery Connections

The internal real-time clock in the SOM-ETX module requires a constant source of power for timekeeping. On some SOM-ETX modules, the battery input also is required to retain setup parameters in the CMOS memory. A 3V Lithium cell is usually used for the RTC battery. The positive terminal is connected to the BATT pin of the SOM-ETX module, and the negative terminal is connected to ground. The battery is typically a coin cell type such as a CR2032, but this may not be suitable for all applications. Some applications may require an RTC battery with greater capacity than small coin cells can provide. The required battery capacity varies among SOM-ETX modules and operating conditions. In particular, sustained high operating temperatures will increase both the battery current requirements of the SOM-ETX module and the battery internal self-discharge rate. The combination of these factors may result in a required battery capacity substantially greater than that typical for a benign office environment.

6.14.4 I2C Bus




Figure 6-44 I2C Bus Connections

Most SOM-ETX modules provide a software-driven I2C port for communication with external I2C slave devices. This port is implemented on SOM-ETX Pins I2DAT and I2CLK. The implementation details and software interface for this port are different between SOM-ETX modules. Refer to the individual SOM-ETX users' guide for details.

6.14.5 SMBus




Figure 6-45 SMBus Connections

Most SOM-ETX modules provide an SMBus port for communication with external SMBUS slave devices. This port also is used internally in the SOM-ETX module to communicate with onboard SMBUS devices such as the SPD EEPROMs on DIMMS, clock-generator chips, and hardware monitoring devices. The port is externally available on the SOM-ETX pins SMBDAT and SMBCLK. The addresses for any external SMBus devices must be chosen so that they do not conflict with the addresses that are used internally in the SOM-ETX module. If the device offers externally controllable address options, it is desirable to implement baseboard resistor straps to allow the device to be set to at least two possible SMBus addresses.

The implementation details and software interface for this port differ between SOM-ETX modules. Refer to the individual SOM-ETX (rev.2) modules user's guide for details. Special care should be taken in external use of the SMBus because of its importance to the internal operation of the SOM-ETX module. Consultation with Advantech technical support is recommended.

6.14.6 Power Good / Reset Input




Figure 6-46 Power Good / Reset Input Connections

The SOM-ETX Power Good Input (PWGIN) may be attached to an external power good circuit if desired, or used as a manual reset input by grounding the pin with a momentary-contact pushbutton switch. If an external circuit asserts this signal, it should be driven by an open-drain driver and held low for a minimum of 15mS to initiate a reset. Use of this input is optional. The SOM-ETX module generates its own

power-on reset based on an internal monitor on the +5V input voltage and/or the internal power supplies.

6.14.7 ATX Power Supply Control




Figure 6-47 ATX Power Supply Connections

Most SOM-ETX modules provide support for ATX-style power supplies in which the main power output of the supply is controlled by the SOM-ETX module. The power supply must provide a constantly present source of 5V power to support this functionality.

Typical current consumption from the VCCSB5V supply pin is under 10mA.

The PS-ON# signal is an active-low output that turns on the main outputs of the supply.

The PWRBTN# signal is used for a momentary contact, active-low input. The other terminal of the pushbutton should be grounded. Asserting PWRBTN# indicates that the operator wants to turn the power on or off. The system response to this signal can vary among SOM-ETX modules and can be subject to modification by BIOS settings or system software.

If an ATX power supply is not used, the SOM-ETX module's PS-ON#, VCCSB5V, and PWRBTN# pins should be left unconnected.

6.14.8 External SMI Interrupt




Figure 6-48 External SMI Interrupt Connections

The active-low SMI input allows external devices to signal a system-management event. Response to this signal depends upon system software. The implementation details for this feature can be different between SOM-ETX modules. Refer to the individual SOM-ETX user's guide for details.

6.14.9 Wake on Ring

RINGWAKE# is an active-low output from the serial port to SOM-ETX module. Wake the system up when a telephone ring signal is detected.




Figure 6-49 Wake on Ring Connections(two Comport)




Figure 6-50 Wake on Ring Connections(multiple Comport)

Chapter 7 Carrier Board Mechanical Design Guidelines

7.1 SOM-ETX Mechanical Dimensions

Figure 7.1 shows the SOM-ETX carrier board mechanical dimensions. The unit is millimeter.





Figure 7-1 SOM-ETX Carrier Board Mechanical Dimensions


The connector height on SOM-ETX was 3mm. when we design the carrier board, we must notice the area behind the SOM-ETX modules. No component on this area is needed. The other special solution is 4mm, so that we have the 1mm space between SOM-ETX modules and carrier board, if you need 4mm solution, please contact Advantech.

Table 7.1 Connector Types

FX8-100P-SV:	3 mm (Advantech Standard)
FX8-100P-SV1:	4 mm (Special Case)



The shadow plane must clear to match advantech SOM-ETX design.



For the special case, we can use 4mm height connector on SOM-ETX modules.

Figure 7-2 SOM-ETX Carrier Board Connector Mechanical Dimensions

Figure 7.3 shows the Connector Hirose FX8-100 Footprint. The unit is millimeter.




Figure 7-3 Connector Hirose FX8-100 Footprint

7.1.1 Hirose FX8 and FX8C Series Information (reference to Hirose Spec)

Product Specifications:

Table 7.2 Hirose FX8 and FX8C Series info

Rating	Rated Current 0.4A Rated Voltage 100V AC	Operating Temperature Range -55c~+85c Operating Humidity Range 40%~80%	Storage Temperature Range -10c~+60c Storage Humidity Range 40%~70%
--------	---	---	---

Table 7.3 Hirose FX8 and FX8C Series info

Item	Specification	Condition
1. Insulation Resistance	1000M ohm min	Measured at 250V DC
2. Withstand voltage	Neither short or insulation breakdown	300V AC for 1 minute
3. Contact Resistance	45m ohm max.	Measured at 100mA
4. Vibration	Electrical discontinuity, 1μS max.	10~55Hz and single amplitude 0.75mm in 3 directions for 10 cycles, respectively.
5. Moisture Resistance	<u>Contact resistance:</u> 55m ohm max.: <u>Insulation resistance:</u> 100Mohm min	Exposed to temperature 40±2ç and humidity 90~95% for 96 hours
6. Temperature Cycle	<u>Contact resistance:</u> 55m ohm max.: <u>Insulation resistance:</u> 100Mohm min	<u>-55ç:</u> 30 minutes, 15~35ç: 2~3 minutes 5 cycles <u>-85ç:</u> 30 minutes, 15~35ç: 2~3 minutes 5 cycles
7. Operating Life	Contact resistance: 55m ohm max.	50 cycles
8. Resistance to Soldering heat	No resin area fusion to degrade performance S	<u>Reflow:</u> According to the recommended temperature profile <u>Soldering</u> iron temperature: 300ç for 3 seconds

Notes:

1. Temperature rise included when energized.
2. This storage indicates a long-term storage state for the unused product before the board mounted.
The operating temperature and humidity ranges are applied to the non-energized state after the connector is installed in the board.
In addition, the operating temperature and humidity range can be set up to +85c in the temporary storage state for a transportation period.
3. The above standards represent this series. Individual formal agreement should be based on the "Specification".

Connector Precautions for use:

1. Tolerance Clearance on Mating Side
The effective contact length of the product is set to 0.7mm. Please use the product so as to set the clearance to less than 0.2mm between the header and the receptacle in the mating process.
2. Fixation between Mounting Boards
The very low profile and compact product, so never fix the connector between boards by mating force only
3. Stacking Height Tolerance for Mating

Note:

Please Note that the above stacking tolerance doesn't include the solder paste thickness.

4. Mounting Temperature Profile (Reference)

Setting Condition:

- Board
Size: 161x100x1.6(mm)
Material: Glass epoxy
- Solder paste
Constituent: 63Sn/37Pb(Flux content: 11Wt%)
Metal Mask Thickness : 0.15mm
- Reflow Method
IR reflow




Figure 7-4 Soldering Temperature for Hirose FX-100 Connector

For Hirose FX8-100S connector detail spec, please reference the Hirose website.
<http://www.hirose.com/>

Chapter 8 Heatsink Recommended Design

8.1 Material of Heatsink

The thermal conductivity of the heatsink's material has a major impact on cooling performance. Thermal conductivity is measured in W/mK; higher values mean better conductivity.

As a rule of thumb, materials with a high electrical conductivity also have a high thermal conductivity.

The following materials are commonly used for heatsinks:

- **Aluminum.** It has a thermal conductivity of 205W/mK, which is good (as a comparison: steel has about 50W/mK). The production of aluminum heatsinks is inexpensive; they can be made using extrusion. Due to its softness, aluminum can also be milled quickly; die-casting and even cold forging are also possible. Aluminum is also very light (thus, an aluminum heatsink will put less stress on its mounting when the unit is moved around).
- **Copper.** Copper's thermal conductivity is about twice as high as aluminum - almost 400W/mK. This makes it an excellent material for heatsinks; but its disadvantages include high weight, high price, and less choice as far as production methods are concerned. Copper heatsinks can be milled, die-cast, or made of copper plates bonded together; extrusion is not possible.
- **Combination of Aluminum and Copper.** To combine the advantages of aluminum and copper, heatsinks can be made of aluminum and copper bonded together. Here, the area in contact with the heat source is made of copper, which helps lead the heat away to the outer parts of the heatsink. Keep in mind that a copper embedding is only useful if it is tightly bonded to the aluminum part for good thermal transfer. This is not always the case, especially not with inexpensive coolers. If the thermal transfer between the copper and the aluminum is poor, the copper embedding may do more harm than good.
- **Silver.** Silver has an even higher thermal conductivity than copper, but only by about 10%. This does not justify the much higher price for heatsink production - however, pulverized silver is a common ingredient in high-end thermal compounds.
- **Alloys.** Alloys have lower thermal conductivity than pure metals, but may have better mechanical or chemical (corrosion) properties.

8.2 Thermal Interface Material

It is important to understand and consider the impact the interface between the processor and heatsink base has on the overall thermal solution. Specifically, the bond line thickness, interface material area, and interface material thermal conductivity must be selected to optimize the thermal solution. It is important to minimize the thickness of the thermal interface material, commonly referred to as the bond line thickness. A large gap between the heatsink base and processor die yields a greater thermal resistance. The thickness of the gap is determined by the flatness of both the heatsink base and the die, plus the thickness of the thermal interface material (i.e., thermal grease), and the clamping force applied by the heatsink attachment method. To ensure proper and consistent thermal performance, the thermal interface material (TIM) and application process must be properly designed. Alternative material can be used at the users' discretion. The entire heatsink assembly, including the heatsink, attachment method, and thermal interface material, must be validated together for specific applications.

8.3 Attachment Method of Thermal Solution

The thermal solution can be attached to the motherboard in a number of ways. The thermal solutions have been designed with mounting holes in the heatsink base. A plastic rivet is currently in development that can be used to fasten smaller heatsinks. For larger and heavier heatsinks, a fastening system consisting of screws, springs, and secured with a nut should be used. The entire heatsink assembly must be validated together for specific applications, including the heatsink, attach method, and thermal interface material.

8.4 Grounding Issues

The mounting holes on all Advantech SOM-ETX CPU modules are connected to digital circuit ground (GND) for improved EMC performance. Using conductive screws and distance keepers will also connect the heat spreader and attached heat sink to GND. In some applications the heat sink or heat spreader will be directly screwed with the inner surface of the chassis. In some cases, however, it may not be desirable to have a direct connection of circuit ground (GND) and chassis ground through the heat sink and / or heat spreader. System designers should take this into account when defining system grounding.

8.5 Air intake clearance and Airflow of Heatsink

The heatsink were designed to maximize the available space within the volumetric keep-out zone. These heatsinks must be oriented in a specific direction relative to the processor keep-out zone and airflow. In order to use this design, the processor must be placed on the PCB in an orientation so the heatsink fins will be parallel to the airflow.




Figure 8-1 Air Intake Clearance




Figure 8-2 Air Flow Direction

8.6 EXT-SOM Heatsink Specification




Figure 8-3 SOM-ETX Heatsink

The SOM-ETX without heatsink has a maximum thickness of 12 mm while the top components are up to 8mm high and the bottom components are up to 2 mm high. The headers X1 to X4 (FX8-100P-SV) on SOM-ETX are 2.8mm high and will be connected to their counterparts the receptacles (FX8-100S) on the Carrier Board.

8.7 Advantech Heatsink Information

8.7.1 Heatsink




Figure 8-4 Heatsink Appearance




Figure 8-5 Heatsink Dimensions

Table 8.1 Chemical Makeup & Temper Designation								
Value	Si	Fe	Cu	Mn	Cr	Mg	Zn	Ti
SPECIFIED	0.4258	0.2037	0.0032	0.0059	0.0028	0.5147	<0.0000	0.00263




Figure 8-6 Heatsink Dimensions

Table 8.2 Chemical Makeup & Temper Designation								
Value	Si	Fe	Cu	Mn	Cr	Mg	Zn	Ti
SPECIFIED	0.4258	0.2037	0.0032	0.0059	0.0028	0.5147	<0.0000	0.00263




Figure 8-7 Heatsink Dimensions

Table 8.3 Mechanical Characteristics

Alloy No.	Tensile Strength (26~ 32 kgf/mm2)	Hardness Test (80~100HV)	Elongation (%)
C 1100	26.1	82	98

Table 8.4 Chemical Makeup & Temper Designation

Value	Cu	Pb	Fe	Sn	Zn	P
SPECIFIED	99.9	-	-	-	-	≤ 0.004





Figure 8-8 Heatsink Dimensions

Table 8.5 Thermal pad

Item	Specification	Brand	Size (mm)
CPU	GR-m 100G-m	FUJIPOLY SAR- CON	35*35*1.0
North Bridge S3	GR-m 100G-m	FUJIPOLY SAR- CON	35*35*1.0



Characteristics	Unit	0.3mm	0.5mm	1.0mm	1.5mm	2.0mm	2.5mm	3.0mm
Color	/	reddish gray	reddish gray	reddish gray	reddish gray	reddish gray	reddish gray	reddish gray
Thermal impedance	$^{\circ}\text{C}/\text{in}^2/\text{W}$	0.15	0.27	0.45	0.58	0.75	0.84	0.92
Thermal conductivity	W/mK	6	6	6	6	6	6	6
Dielectric strength	KV/mm	19	19	19	19	19	19	19
Dielectric breakdown	KV/mm	13	13	13	13	13	13	13
Volume resistivity	$\text{M}\Omega\cdot\text{m}$	$1.0\cdot 10^5$	$1.0\cdot 10^5$	$1.0\cdot 10^5$	$1.0\cdot 10^5$	$1.0\cdot 10^5$	$1.0\cdot 10^5$	$1.0\cdot 10^5$
Thickness	mm	0.3 ± 0.1	0.5 ± 0.1	1.0 ± 0.2	1.5 ± 0.2	2.0 ± 0.3	2.5 ± 0.3	3.0 ± 0.3
Tensile strength	MPa	0.3	0.3	0.3	0.3	0.3	0.3	0.3
Tear resistance	KN/m	1	1	1	1	1	1	1
Elongation	%	80	80	80	80	80	80	80
Specific gravity	g/cm^3	3.2	3.2	3.2	3.2	3.2	3.2	3.2
Hardness	Shore 00	52	52	52	52	52	52	52
Pressure for 10% of compression	Kg/in^2	/	13.9	15.6	14.6	9.3	9.5	8.3
Pressure for 20% of compression	Kg/in^2	/	38.4	36.4	31.9	38.5	40.2	36.9
Pressure for 30% of compression	Kg/in^2	/	59.2	56.1	53.7	49.8	49.5	45.7
Pressure for 40% of compression	Kg/in^2	/	80.8	81.5	79.3	68.4	67.5	60.8
Pressure for 50% of compression	Kg/in^2	/	104.3	103.2	97.3	85.4	81.5	79.5
Sustain 50% of compression	Kg/in^2	/	76.6	74.8	68.8	54.2	50.3	42.5
UL flammability class	/	94 V-0	94 V-0	94 V-0	94 V-0	94 V-0	94 V-0	94 V-0
Operating temperature range	$^{\circ}\text{C}$	-60 to +200	-60 to +200	-60 to +200	-60 to +200	-60 to +200	-60 to +200	-60 to +200

8.7.2 Vendor List

Table 8.6 Vendor list Aluminum Extruded Heat Sink,		
Reference No. EID –BAN15-ALX-003SS and EID-LPT13-ALX-003		
CoolerMaster* Active Heatsink (includes fan heatsink, mounting clip, thermal interface material, retention mechanism, backplate, and four mounting screws) CoolerMaster* Part Number: ECU-PNA1C-35		
CoolerMaster 9F./ No. 786, Chung-Cheng Rd. Chung Ho City Taipei Hsien, Taiwan, R.O.C		Contact: Steven Wang Telephone: 886-2-3234-0050 ext.333 Steven@coolermaster
Thermal	Interface Material	
Shin-Etsu Micro Si, Inc. 10028 S. 51stSt. Phoenix, AZ 85044		Contact: (480)893-8898 http://www.microsi.com

8.7.3 Thermal Pad




Figure 8-9 Thermal Pad

Table 8.7 Thermal pad			
Item	Specification	Brand	Size (mm)
CPU	30XR-HJ FUJIPOLY	SARCON	19.5*19.5*0.3
North Bridge	50GR-m	FUJIPOLY SAR- CON	19.5*19.5*0.5

8.7.4 Screw

Table 8.8 Screw	
Specification	Quantity
M2*4 BK	4

8.7.5 Fan



Figure 8-10 Fan Appearance

Table 8.9: Fan Physical Characteristics

Table 8.9 Fan Physical Characteristics	
Specification	NMB Precise ball bearing system
Dimensions	40 x 40 x 10 mm
Rated Speed	5500 ± 10% RPM
Air Flow	0.15 m ³ /min (MAX)
Noise Level	25 dB(A)(MAX)
Rated Voltage	12 VDC
Operating Voltage Range	10.2 – 13.8 VDC
Housing / Fan Blade	Thermoplastic PBT of UL 94V-0
Static Pressure	34
Rated Current	0.10 AMP
Rated Power	1.20 WATTS
Direction of Rotation	Clockwise viewed from front face
Lead Wire	200mm±10mm (+RED; -BLACK; SENSOR OUTPUT-WHITE)